Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

ASIC Implementation of Efficient Error Detection for Floating Point Addition


Affiliations
1 Department of ECE, Tejaa Shakthi Institute of Technology for Women, Coimbatore, India
     

   Subscribe/Renew Journal


Floating point operations are used in large dynamic range applications. In a floating point unit addition is one of the most complex operation. An area efficient floating point addition unit with error detection logic is proposed in this paper. Existing error detection logics and leading zero anticipators helps to decrease the delay of the general floating point unit, but they are not area efficient. An area efficient carry select adder with error detection logic is designed by replacing RCA. Here binary to excess-1 converter is used in Carry Select Adder (CSLA) instead of ripple carry adder for carry in = 1. The proposed design is tested on XILINX simulator.
User
Subscription Login to verify subscription
Notifications
Font Size

Abstract Views: 282

PDF Views: 3




  • ASIC Implementation of Efficient Error Detection for Floating Point Addition

Abstract Views: 282  |  PDF Views: 3

Authors

K. Kowsalya
Department of ECE, Tejaa Shakthi Institute of Technology for Women, Coimbatore, India
A. Janaki
Department of ECE, Tejaa Shakthi Institute of Technology for Women, Coimbatore, India
D. Haripriya
Department of ECE, Tejaa Shakthi Institute of Technology for Women, Coimbatore, India
V. Nandhini
Department of ECE, Tejaa Shakthi Institute of Technology for Women, Coimbatore, India
J. Jayasudha
Department of ECE, Tejaa Shakthi Institute of Technology for Women, Coimbatore, India

Abstract


Floating point operations are used in large dynamic range applications. In a floating point unit addition is one of the most complex operation. An area efficient floating point addition unit with error detection logic is proposed in this paper. Existing error detection logics and leading zero anticipators helps to decrease the delay of the general floating point unit, but they are not area efficient. An area efficient carry select adder with error detection logic is designed by replacing RCA. Here binary to excess-1 converter is used in Carry Select Adder (CSLA) instead of ripple carry adder for carry in = 1. The proposed design is tested on XILINX simulator.


DOI: https://doi.org/10.36039/ciitaas%2F10%2F2%2F2018%2F172804.30-32