Artificial Intelligent Systems and Machine Learning

Open Access Open Access  Restricted Access Subscription Access

VLSI Implementation of the High Speed Spiking Neural Network for Pattern Recognition with Modified LIF Neuron .


Affiliations
1 no, India

   Subscribe/Renew Journal


-For Biomedical application, analysis of data through modern computational methodologies is required. Machine learning based architectures enhance the way that the diagnosis is performed. The objective of the research work is to design a Neuromorphic system using nano-electronics and Artificial Intelligence for feature extraction and classification of medical data. The research area is a combination of nano-electronics, computer technology, and biology. This paper presents the multiplier less Modified Leaky Integrate and Fire Neuron Unit (MLIFNU) and proposed a modified Spiking Neural Network(SNN) architecture for Pattern Recognition application. Synthesis results of implementation on fieldprogrammable gate array are presented. Accordingly, the maximum frequency of the MLIFNU and SNN are 361.991 MHz and 281.442 MHz, respectively.

Keywords

Spiking Neural Network (SNN), Artificial Intelligence, Neuromorphic system, Modified Leaky Inteegrate and Fire Neuron Unit (MLIFNU).
User
Subscription Login to verify subscription
Notifications
Font Size

  • E. M. Izhikevich, "Which model to use for cortical spiking neurons?,"

  • in IEEE Transactions on Neural Networks, vol. 15, no. 5, pp. 10631070, Sept. 2004, doi: 10.1109/TNN.2004.832719.

  • Christophe, F., Mikkonen, T., Andalibi, V., Koskimies, K., &Laukkarinen, T. (2015, October). Pattern recognition with spiking neural networks: a simple training method. In SPLST (pp. 296-308).

  • Song, S., Miller, K. & Abbott, L. Competitive Hebbian learning through spike-timing-dependent synaptic plasticity. Nat Neurosci 3, 919–926 (2000). https://doi.org/10.1038/78829

  • XST User Guide for Virtex-6, Spartan-6, and 7 Series DevicesVD

  • E. Z. Farsa, A. Ahmadi, M. A. Maleki, M. Gholami and H. N. Rad, "A Low-Cost High-Speed Neuromorphic Hardware Based on Spiking Neural Network," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 66, no. 9, pp. 1582-1586, Sept. 2019, doi: 10.1109/TCSII.2019.2890846.

  • E. M. Izhikevich, "Which model to use for cortical spiking neurons?,"

  • in IEEE Transactions on Neural Networks, vol. 15, no. 5, pp. 10631070, Sept. 2004, doi: 10.1109/TNN.2004.832719.

  • Christophe, François & Mikkonen, Tommi & Andalibi, Vafa & Koskimies, Kai & Laukkarinen, Teemu. (2015).” Pattern recognition with Spiking Neural Networks: a simple training method,” in Proc. 14th Symp. Program. Lang. Softw.Tools. (SPLST), Tampere, Finland, Oct.

  • , pp. 296–308.

  • H. Soleimani, A. Ahmadi and M. Bavandpour, "Biologically Inspired Spiking Neurons: Piecewise Linear Models and Digital Implementation," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 59, no. 12, pp. 2991-3004, Dec. 2012, doi: 10.1109/TCSI.2012.2206463.

  • M. Heidarpur, A. Ahmadi, M. Ahmadi and M. Rahimi Azghadi, "CORDIC-SNN: On-FPGA STDP Learning With Izhikevich Neurons,"

  • in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 66, no. 7, pp. 2651-2661, July 2019, doi: 10.1109/TCSI.2019.2899356.

  • Adineh-vand, A., G. Karimi and M. Khazaei. “Digital Implementation of a Spiking Convolutional Neural Network for Tumor Detection.” (2020) in Journal of Microelectronics, Electronic Components and Materials Vol. 49, No. 4(2019), 193 – 201

  • Huayaney F.L.M., Tanaka H., Matsuo T., Morie T., Aihara K. (2011) A VLSI Spiking Neural Network with Symmetric STDP and Associative Memory Operation. In: Lu BL., Zhang L., Kwok J. (eds) Neural Information Processing. ICONIP 2011. Lecture Notes in ComputerScience, vol 7064. Springer, Berlin, Heidelberg.

  • https://doi.org/10.1007/978-3-642-24965-5_43

  • M. Nouri, M. Jalilian, M. Hayati and D. Abbott, "A Digital Neuromorphic Realization of Pair-Based and Triplet-Based SpikeTiming-Dependent Synaptic Plasticity," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 65, no. 6, pp. 804-808, June 2018, doi: 10.1109/TCSII.2017.2750214.

  • J. -s. Seo et al., "A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons," 2011 IEEE Custom Integrated Circuits Conference (CICC), 2011, pp. 1-4, doi: 10.1109/CICC.2011.6055293.

  • Camuñas-Mesa LA, Linares-Barranco B, Serrano-Gotarredona T.

  • Neuromorphic Spiking Neural Networks and Their Memristor-CMOS Hardware Implementations. Materials (Basel). 2019;12(17):2745.

  • Published 2019 Aug 27. doi:10.3390/ma12172745 [15] Diehl, Peter & Zarrella, Guido & Cassidy, Andrew & Pedroni, Bruno & Neftci, Emre. (2016). Conversion of Artificial Recurrent Neural Networks to Spiking Neural Networks for Low-power Neuromorphic

  • Hardware. 1-8. 10.1109/ICRC.2016.7738691.

  • Schuman, Catherine & Potok, Thomas & Patton, Robert & Birdwell, J.

  • & Dean, Mark & Rose, Garrett & Plank, James. (2017). A Survey of

  • Neuromorphic Computing and Neural Networks in Hardware.

  • W. Gerstner and W. M. Kistler, Spiking Neuron Models: Single

  • Neurons, Populations, Plasticity. Cambridge, U.K.: Cambridge Univ.

  • Press, 2002.

  • S. Roy, A. Banerjee and A. Basu, "Liquid State Machine With

  • Dendritically Enhanced Readout for Low-Power, Neuromorphic VLSI

  • Implementations," in IEEE Transactions on Biomedical Circuits and

  • Systems, vol. 8, no. 5, pp. 681-695, Oct. 2014, doi:

  • 1109/TBCAS.2014.2362969.

  • B. Deng, M. Zhang, F. Su, J. Wang, X. Wei, and B. Shan, “The implementation of feedforward network on field programmable gate array,” in Biomedical Engineering and Informatics (BMEI), 2014 7th International Conference on. IEEE, 2014, pp. 483–487.

  • F. Castanos and A. Franci, “The transition between tonic spiking and bursting in a six-transistor neuromorphic device,” in Electrical Engineering, Computing Science and Automatic Control (CCE), 2015 12th International Conference on. IEEE, 2015, pp. 1–6.

  • Frank L. Maldonado Huayaney, Hideki Tanaka, Takayuki Matsuo, Takashi Morie and Kazuyuki Aihara, "A VLSI Spiking Neural Network with Symmetric STDP and Associative Memory Operation,"

  • International Conference on Neural Information Processing, pp. 381388, 2011, doi: https://doi.org/10.1007/978-3-642-24965-5_43

  • H. Hsieh and K. Tang, "Hardware Friendly Probabilistic Spiking Neural Network With Long-Term and Short-Term Plasticity," in IEEE Transactions on Neural Networks and Learning Systems, vol. 24, no. 12, pp. 2063-2074, Dec. 2013, doi: 10.1109/TNNLS.2013.2271644.


Abstract Views: 116




  • VLSI Implementation of the High Speed Spiking Neural Network for Pattern Recognition with Modified LIF Neuron .

Abstract Views: 116  | 

Authors

Dr. N. Balaji
no, India

Abstract


-For Biomedical application, analysis of data through modern computational methodologies is required. Machine learning based architectures enhance the way that the diagnosis is performed. The objective of the research work is to design a Neuromorphic system using nano-electronics and Artificial Intelligence for feature extraction and classification of medical data. The research area is a combination of nano-electronics, computer technology, and biology. This paper presents the multiplier less Modified Leaky Integrate and Fire Neuron Unit (MLIFNU) and proposed a modified Spiking Neural Network(SNN) architecture for Pattern Recognition application. Synthesis results of implementation on fieldprogrammable gate array are presented. Accordingly, the maximum frequency of the MLIFNU and SNN are 361.991 MHz and 281.442 MHz, respectively.

Keywords


Spiking Neural Network (SNN), Artificial Intelligence, Neuromorphic system, Modified Leaky Inteegrate and Fire Neuron Unit (MLIFNU).

References