Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Video Surveillance System Using FPGA


Affiliations
1 Sinhgad College of Engineering, Vadagaon (Bk), Pune, India
     

   Subscribe/Renew Journal


In advance media encoding the proposed project (video surveillance system) gives the observation from a distance to prevent/investigate criminal activity. The proposed project is an alldigital platform for real-time video/image acquisition, scheduling, processing, and display. The Xilinx FPGA vertex allows jump tostarting high-performance imaging, and video processing designs.The heart of the proposed project is four cameras, two highly programmable Xilinx FPGA Vertex ICs, video decoder, video encoder, and a wide range of video interfaces. The four cameras are scheduled by using mux tree based round robin scheduler which is programmed in one of the Vertex IC. The decoded data from video decoder is given to one of the FPGA vertex ICs and processed on it. The processed data is given to video encoder from FPGA. The flexibility of the proposed project architecture makes it suitable as a development platform for a variety of imaging, video, and multimedia applications.


Keywords

FPGA, Mux-Tree Based Round Robin Scheduler, Video Decoder, Video Encoder, Video Interfaces.
User
Subscription Login to verify subscription
Notifications
Font Size

Abstract Views: 210

PDF Views: 3




  • Video Surveillance System Using FPGA

Abstract Views: 210  |  PDF Views: 3

Authors

P. A. Kamble
Sinhgad College of Engineering, Vadagaon (Bk), Pune, India
M. B. Mali
Sinhgad College of Engineering, Vadagaon (Bk), Pune, India

Abstract


In advance media encoding the proposed project (video surveillance system) gives the observation from a distance to prevent/investigate criminal activity. The proposed project is an alldigital platform for real-time video/image acquisition, scheduling, processing, and display. The Xilinx FPGA vertex allows jump tostarting high-performance imaging, and video processing designs.The heart of the proposed project is four cameras, two highly programmable Xilinx FPGA Vertex ICs, video decoder, video encoder, and a wide range of video interfaces. The four cameras are scheduled by using mux tree based round robin scheduler which is programmed in one of the Vertex IC. The decoded data from video decoder is given to one of the FPGA vertex ICs and processed on it. The processed data is given to video encoder from FPGA. The flexibility of the proposed project architecture makes it suitable as a development platform for a variety of imaging, video, and multimedia applications.


Keywords


FPGA, Mux-Tree Based Round Robin Scheduler, Video Decoder, Video Encoder, Video Interfaces.