Digital Signal Processing

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Performance Analysis of Convolutional CODEC for Distributed and Burst Errors


Affiliations
1 Department of Electronics and Communication Engineering, S.D.M. College of Engineering and Technology, Dharwad, Karnataka, India
2 Department of Electronics and Communication Engineering, Dayanand Sagar College of Engineering, Bangalore, Karnataka, India
     

   Subscribe/Renew Journal


Viterbi Decoders are employed frequently in wireless digital communication systems. Many digital communication channels are affected by distributed and burst errors. In this paper the performance analysis of Convolutional encoder and Decoder (CODEC) for the distributed errors and burst errors is done, considering different constraint lengths, generator polynomials. The hard decision with ½ rate coding technique is considered in this paper. Performance analysis in terms of error correction capability of CODEC is shown through VHDL simulation.

Keywords

Burst Errors, Decoder (VD), Distributed Errors, Scrambling Interleaver, Trellis Diagram.
User
Subscription Login to verify subscription
Notifications
Font Size


  • Performance Analysis of Convolutional CODEC for Distributed and Burst Errors

Abstract Views: 280  |  PDF Views: 3

Authors

S. V. Viraktamath
Department of Electronics and Communication Engineering, S.D.M. College of Engineering and Technology, Dharwad, Karnataka, India
Girish V. Attimarad
Department of Electronics and Communication Engineering, Dayanand Sagar College of Engineering, Bangalore, Karnataka, India

Abstract


Viterbi Decoders are employed frequently in wireless digital communication systems. Many digital communication channels are affected by distributed and burst errors. In this paper the performance analysis of Convolutional encoder and Decoder (CODEC) for the distributed errors and burst errors is done, considering different constraint lengths, generator polynomials. The hard decision with ½ rate coding technique is considered in this paper. Performance analysis in terms of error correction capability of CODEC is shown through VHDL simulation.

Keywords


Burst Errors, Decoder (VD), Distributed Errors, Scrambling Interleaver, Trellis Diagram.