A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Renuga Devi, G.
- A Reduced Complexity of LDPC Decoder Architecture for IEEE 802.11n/ac Application
Authors
1 Department of Electronics and Communication Engineering, Sri Eshwar College of Engineering, Coimbatore, IN
Source
Digital Signal Processing, Vol 12, No 3 (2020), Pagination: 37-39Abstract
This paper presents a method of communication to safeguard the data and information communicated between the transmitter and receiver. Channel codes that can detect and correct the errors occurred during the transmission through a communication channel. Channel coding minimizes the effect of channel noise by using a channel encoder and decoder at the transmitter and receiver. The channel encoder encodes the message bits by adding redundant bits to generate each codeword based on word mechanism by splitting each codeword into 8 bits. Here, the channel decoder in the receiver exploits the redundant bits in the received codeword by 8 bits and retrieves the original message. The designed is based on single-key and multiple-key encryption / decryption. Here, quad word size 64-bit of message length is accepted for single transition. The process takes lesser time, even if the message size exceeded up-to 1000 characters with high security. Low-density parity-check codes have been adopted for 10 Gb/s ethernet (IEEE 803.3an), Wifi (IEEE 802.11n) and WiMAX (IEEE 802.16e) wireless LAN standards and are being considered for a range of application areas, from optical networks to digital storage.
[1] R. G. Gallager, Low-Density Parity-Check Codes. The MIT Press, Sep. 1963.
[2] D. MacKay, “Good error-correcting codes based on very sparse matrices,” Information Theory, IEEE Transactions on, 1999.
[3] I. Djordjevic, M. Cvijetic, L. Xu, and T. Wang, “Using LDPC-Coded modulation and coherent detection for ultra highspeed optical transmission,” Lightwave Technology, 2007.
[4] Y. Miyata, K. Sugihara, W. Matsumoto, K. Onohara, T. Sugihara, K. Kubo, H. Yoshida, and
[5] T. Mizuochi, “A triple-concatenated FEC using soft-decision decoding for 100 Gb/s optical transmission,” in Optical Fiber Communication (OFC).
[6] Y. Chen and D. Hocevar, “A FPGA and ASIC implementation of rate 1/2, 8088-b irregular low density parity check decoder,” in Global Telecommunications Conference, 2003.
[7] GLOBECOM ’03. IEEE.
