Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Comparative Performance Evaluation of Pattern Matching Algorithm for Intrusion Detection System Uses Memory Utilization


Affiliations
1 Sri Satya Sai Institute of Science and Technology, Sehore, MP, India
     

   Subscribe/Renew Journal


The increasing rate of data in network compromised security threats and loss of data integrity. The event of network threats is known as intrusion. The detection of intrusion applies in software as well as hardware approach. The process of intrusion detection by hardware approach is very critical issue because the memory utilized is very high due to storage of patterns and regular expressions. In current research trend, various pattern matching algorithms are used such as AC, BM and WM. These algorithms use high storage for memory blocks. The impact of memory generates deficiency in intrusion detection process. In this paper we present the performance evaluation of all these algorithms implemented in FPGA with Xilinx software package for valuation of memory performance. Finally we enlist the comparative memory usage of this entire algorithm.


Keywords

Automata, FPGA, Intrusion Detection Systems (IDPs), Intrusion Prevention Systems (IPSs) and Pattern Matching.
User
Subscription Login to verify subscription
Notifications
Font Size

Abstract Views: 210

PDF Views: 5




  • Comparative Performance Evaluation of Pattern Matching Algorithm for Intrusion Detection System Uses Memory Utilization

Abstract Views: 210  |  PDF Views: 5

Authors

Sunil N. Chavda
Sri Satya Sai Institute of Science and Technology, Sehore, MP, India
Jaykaran Singh
Sri Satya Sai Institute of Science and Technology, Sehore, MP, India
Mukesh Tiwari
Sri Satya Sai Institute of Science and Technology, Sehore, MP, India

Abstract


The increasing rate of data in network compromised security threats and loss of data integrity. The event of network threats is known as intrusion. The detection of intrusion applies in software as well as hardware approach. The process of intrusion detection by hardware approach is very critical issue because the memory utilized is very high due to storage of patterns and regular expressions. In current research trend, various pattern matching algorithms are used such as AC, BM and WM. These algorithms use high storage for memory blocks. The impact of memory generates deficiency in intrusion detection process. In this paper we present the performance evaluation of all these algorithms implemented in FPGA with Xilinx software package for valuation of memory performance. Finally we enlist the comparative memory usage of this entire algorithm.


Keywords


Automata, FPGA, Intrusion Detection Systems (IDPs), Intrusion Prevention Systems (IPSs) and Pattern Matching.