![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltext_open_medium.gif)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltext_restricted_medium.gif)
Design of Efficient Pre-Computation based CAM
Subscribe/Renew Journal
Content-addressable memory (CAM) is a special type of computer memory which provides a fast data search operation in single clock cycle. Content-addressable memory (CAM) is frequently used in applications such as lookup tables, databases, associative computing, and networking. However the high speed of CAM increases the power consumption. This paper presents survey of low power techniques i.e. One’s count, Block XOR approach and Gate block selection to improve power efficiency of pre-computation based CAM. In our experiment we used Xilinx to estimate the power consumption. Compared with the ones count PB-CAM system the experimental result shows that our proposed approach can achieve 30 % power reduction.
Keywords
Block XOR, Gate Block Selection, Pre-Computation.
User
Subscription
Login to verify subscription
Font Size
Information
![](https://i-scholar.in/public/site/images/abstractview.png)
Abstract Views: 223
![](https://i-scholar.in/public/site/images/pdfview.png)
PDF Views: 2