![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltext_open_medium.gif)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltext_restricted_medium.gif)
An Efficient Barrel Shifter Design Using Testable Reversible Logic
Subscribe/Renew Journal
Data shifting is required in many key computer operations from address decoding to computer arithmetic. With the advent of quantum computer and reversible logic, the design and implementation of all devices in this logic has received more attention. The various operations like arithmetic and logical operations, address decoding and indexing etc., require data shifting and rotating. For high speed applications the barrel shifters become more popular which can shift and rotate multiple bits in a single cycle. In this research work, a reversible barrel shifter structure, computation delay and power consumption is presented which outperforms the conventional design. The experimental result shows that the proposed reversible barrel shifter has 5% higher speed and 10% power efficient as a single unit when compared to the conventional barrel shifter design.
Keywords
![](https://i-scholar.in/public/site/images/abstractview.png)
Abstract Views: 365
![](https://i-scholar.in/public/site/images/pdfview.png)
PDF Views: 3