![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltext_open_medium.gif)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltext_restricted_medium.gif)
An FPGA Based TRR Algorithm for Gating Pulse Generation to Power Converters
Subscribe/Renew Journal
The recent developments in the field VLSI made Field Programmable Gate Arrays (FPGA) as one of the principal components in high performance processors especially in the area of communication engineering and power conversion utilities. FPGA have become an alternative solution for the realization of digital control systems, previously dominated by general purpose microprocessors/microcontrollers. In this paper, a reconfigurable Application Specific Integrated Circuit(ASIC) based on FPGA, used a gating pulse generator to generate gating pulses for power converters is presented. In addition, Modelsim SE is used for simulation study and validation of the proposed algorithm before implementation.
Keywords
FPGA, Programmable Architecture, Multilevel Inverter, Pulse Width Modulation.
User
Subscription
Login to verify subscription
Font Size
Information
![](https://i-scholar.in/public/site/images/abstractview.png)
Abstract Views: 270
![](https://i-scholar.in/public/site/images/pdfview.png)
PDF Views: 2