![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltext_open_medium.gif)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltext_restricted_medium.gif)
A Survey on Single and Double Edge-Triggered Flip-Flops to Design Scan Flip-Flop Cell
Subscribe/Renew Journal
This paper elucidates about different topologies of both SET&DET flip-flops and investigated under estimation of performance metrics like Power consumption, delay (D-Q), Area, Transistor Count, Number of Clocked Transistors, PDP and EDP extensively. Based on this survey a new low power, less area occupied, high performance Pulsed scan flip-flop cell is proposed.
Keywords
Dual Edge Triggered Flip-Flop, Flip-Flop, Low Power, Pulse Triggered Operation.
User
Subscription
Login to verify subscription
Font Size
Information
![](https://i-scholar.in/public/site/images/abstractview.png)
Abstract Views: 192
![](https://i-scholar.in/public/site/images/pdfview.png)
PDF Views: 3