Programmable Device Circuits and Systems

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

FPGA Based Development of a High Speed Digital Data Recorder for Detonation Velocity Measurement in Field Applications


Affiliations
1 DAV Institute of Engineering and Technology, Jalandhar, India
2 Department of Electronics and Communication, DAV Institute of Engineering and Technology, Jalandhar, India
3 Defense Research & Development Organization, India
     

   Subscribe/Renew Journal


In this paper an approach is made to describe the designing, simulation & synthesis of a high speed Digital Data Recorder using VLSI technology. The realization of the recorder which records high speed data (up to 20MHz) is done by using VHDL (Hardware Description Language). The synthesized design is implemented on a Field Programmable Gate Array by using XILINIX 4005. Hardware reduction, reprogrammability, RS-232C interface, single chip solution, high reliability, less weight, smaller size, calibration of number of parameters are the salient features of the equipment.


Keywords

Field Programmable Gate Array (FPGA), Velocity of Detonation, VHDL, VLSI.
User
Subscription Login to verify subscription
Notifications
Font Size

Abstract Views: 255

PDF Views: 1




  • FPGA Based Development of a High Speed Digital Data Recorder for Detonation Velocity Measurement in Field Applications

Abstract Views: 255  |  PDF Views: 1

Authors

Kariman H. P. Singh
DAV Institute of Engineering and Technology, Jalandhar, India
Neeru Malhotra
Department of Electronics and Communication, DAV Institute of Engineering and Technology, Jalandhar, India
H. K. Gupta
Defense Research & Development Organization, India

Abstract


In this paper an approach is made to describe the designing, simulation & synthesis of a high speed Digital Data Recorder using VLSI technology. The realization of the recorder which records high speed data (up to 20MHz) is done by using VHDL (Hardware Description Language). The synthesized design is implemented on a Field Programmable Gate Array by using XILINIX 4005. Hardware reduction, reprogrammability, RS-232C interface, single chip solution, high reliability, less weight, smaller size, calibration of number of parameters are the salient features of the equipment.


Keywords


Field Programmable Gate Array (FPGA), Velocity of Detonation, VHDL, VLSI.