Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

A Case Study on Various Clock Routing Algorithms


Affiliations
1 Department of Electronics and Communication, Marwadi Education Foundation, Rajkot, India
     

   Subscribe/Renew Journal


The nature of Clock Tree Synthesis (CTS) in complex hierarchical designs decides timing closure, power dissipation, area of chip and interconnect length. CTS is the process of insertion of buffers or inverters along the clock paths of ASIC design in order to achieve zero/minimum skew or balanced skew. The goal of CTS is to minimize skew and insertion delay. Apart from these, useful skew is also added in the design by means of buffers and inverters. Various clock routing algorithms have been studied in this paper.


Keywords

Clock Tree Synthesis, Physical Design Algorithms, Back-End Design.
User
Subscription Login to verify subscription
Notifications
Font Size

Abstract Views: 400

PDF Views: 2




  • A Case Study on Various Clock Routing Algorithms

Abstract Views: 400  |  PDF Views: 2

Authors

Abhishek Parekh
Department of Electronics and Communication, Marwadi Education Foundation, Rajkot, India
Shreyas Charola
Department of Electronics and Communication, Marwadi Education Foundation, Rajkot, India

Abstract


The nature of Clock Tree Synthesis (CTS) in complex hierarchical designs decides timing closure, power dissipation, area of chip and interconnect length. CTS is the process of insertion of buffers or inverters along the clock paths of ASIC design in order to achieve zero/minimum skew or balanced skew. The goal of CTS is to minimize skew and insertion delay. Apart from these, useful skew is also added in the design by means of buffers and inverters. Various clock routing algorithms have been studied in this paper.


Keywords


Clock Tree Synthesis, Physical Design Algorithms, Back-End Design.