Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Design of Low Power 4 Bit Carry Select Adder Using 14T Transistor 1 Bit Adder


Affiliations
1 Department of Electronics and Telecommunication, Bhilai (C.G.), India
2 Department of E & I, SSTC-SSGI, India
     

   Subscribe/Renew Journal


In the digital electronic, the adder are most important fundamental in wide variety of digital system. There are among the fast adder exist, but fast adding using less area, delay and power consumption is still challenging of digital electronic. The designer of integrated circuit, are occupancy play most important role because its increasing the necessary of portable system. The carry select adder is one of the fastest adders used in many data processing processors to perform fast arithmetic function. The carry select structure is required large area and more power consumption because its internal structure is consist of two ripple carry adder and the multiplexer. The moderns design of carry select adder requiring a reduction area and less power consumption. In this project, the proposed design using 14Ttransistor 1bit adder is used to design of 4 bit carry select adder has reduced the transistor count and providelesser power consumption as well as power delay product as compared to the other existing logic. The main advantage of proposed design of 4bit carry select adder using 14-T transistor 1bit adder provide lesser power consumption and power delay product. The simulation result is carried out using mentor graphic tanner EDA 16.3 version tool and BISM4 45nm CMOS technology.

Keywords

Carry Select Adder, Low Power Design, 14T Transistor 1 Bit Adder, Nanometre Technology.
User
Subscription Login to verify subscription
Notifications
Font Size

  • Padma Devi and Ashima Girdhar “Improved the Carry Select Adder with Reduced Area and Power Consumption”, International Journals of Computer Application, (IJCA) ISSN: 0975-8887, Vol-3, No-4, pp. 1418, June 2010.
  • Samiappa Sakthikumaran, V.S Kanchana Bhaaskaran, B.Brindha, C.Vinoth, V.Kavinilava “A very fast low power carry select adder circuit” IEEE 3rd International Conferences on Electronic Computer Technology, Vol-1, DOI: 10.1109/ ICECTECH.20115941604, 2011.
  • B.Ramkumar and Harish M Kittur, P.Mahesh Kannan “ASIC Implementation of Modified Faster Carry Save Adder”, European Journal of Scientific Research ISSN 1450-216X Vol.42 No.1, pp.53-58, 2010.
  • V.Sajesh Kumar, K.K Mohamed Salih, K.Sajith “Design and Implementation of Carry Select Adder without using Multiplexer” 1st International Conferences on Emerging Technology Trends in Electronic, Communication and Networking, DOI:10.1109/et2ecn.2012.6470067,2012.
  • B. Ramkumar and H. M. Kittur, “Low-power and area-efficient carry select adder”, IEEE Transaction on Very Large Scale Integration Systems, vol. 20, no. 2, pp. 371–375,feb 2012.
  • Laxman Shanigarapu, Bhavana P. Shrivastava “Low-Power and High Speed Carry Select Adder”, International Journal of Scientific and Research Publications, Volume. 3, Issue 8, ISSN: 2250-3153, Aug.2013.
  • A.P Thakare, S.Agrawal “Design of High Efficiency Carry Select Adder using SQRT Technique” International Journal Emerging Technology and Advanced Engineering, vol.3, Issue 7, ISSN:2250-2459,ISO:9001:2008,July-2013.
  • Damarla Paradhasaradhi, Anusudha. K “An Area Efficient Enhanced SQRT Carry Select Adder”, International. Journal of Engineering Research and Applications ISSN: 2248-9622, Volume. 3, Issue 6, pp.876-880, Nov-Dec-2013.
  • Yan Sun, Xin Zhang, Jin Xi, ”High Performances Carry Select Adder using Fast All One Finding Logic” IEEE International Conferences on Computer Technology DOI:10.1109/AMS.2008.90,2008
  • Pallavi Saxena, Urvashi Purohit,Priyanka Joshi “Proposed Modified Carry select Adder is using single RCA and BEC instead of dual RCA in order to reduce the area and power consumption” International Journal of Engineering Research and Technology (IJERT) ISSN:2278-0181,vol.2 Issue 10,Oct.-2013.
  • L. Mugilvannan and S. Ramasamy, “Low-power and area-efficient carry select adder using modified BEC-1 converter” International Journal of Computer Application in Engineering Science (IJCASE),Vol.3, Special Issue on National conference on Information and communications, pp. 1-5, July 2013.
  • Gagandeep Singh and Chakshu Goel “Design of low power and efficient carry select adder using 3-T-XOR gate” Research Article of Hindawi Publishing Corporation of Advance Electronic, vol 2014, article id 564513, June-2014.
  • Basant Kumar Mohanty, Sujit Kumar Patel, “Area–Delay–Power Efficient Carry-Select Adder” IEEE Transactions On Circuits and Systems, Vol. 61, No. 6, June 2014.
  • J. Eric Clapten, E. Konguvel and M. Thangamani, “VLSI implementation of low power area efficient fast Carry Select Adder” International Journal of Computer Applications, Vol. 115, No.6, pp. 5-8, April 2015.
  • Rishabh Rai, Rajni Parashan, “Low Power and Area Efficient Carry Select Adder” International Journal of Scientific Research and Development (IJSRD) Vol-3, Issue-4, ISSN-2321- 0613, 2015.

Abstract Views: 231

PDF Views: 4




  • Design of Low Power 4 Bit Carry Select Adder Using 14T Transistor 1 Bit Adder

Abstract Views: 231  |  PDF Views: 4

Authors

Pooja Chawhan
Department of Electronics and Telecommunication, Bhilai (C.G.), India
Akanksha Sinha
Department of E & I, SSTC-SSGI, India

Abstract


In the digital electronic, the adder are most important fundamental in wide variety of digital system. There are among the fast adder exist, but fast adding using less area, delay and power consumption is still challenging of digital electronic. The designer of integrated circuit, are occupancy play most important role because its increasing the necessary of portable system. The carry select adder is one of the fastest adders used in many data processing processors to perform fast arithmetic function. The carry select structure is required large area and more power consumption because its internal structure is consist of two ripple carry adder and the multiplexer. The moderns design of carry select adder requiring a reduction area and less power consumption. In this project, the proposed design using 14Ttransistor 1bit adder is used to design of 4 bit carry select adder has reduced the transistor count and providelesser power consumption as well as power delay product as compared to the other existing logic. The main advantage of proposed design of 4bit carry select adder using 14-T transistor 1bit adder provide lesser power consumption and power delay product. The simulation result is carried out using mentor graphic tanner EDA 16.3 version tool and BISM4 45nm CMOS technology.

Keywords


Carry Select Adder, Low Power Design, 14T Transistor 1 Bit Adder, Nanometre Technology.

References