Programmable Device Circuits and Systems

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

FPGA Implementation of Decimal Frequency Divider Using I2C


Affiliations
1 Department of ECE, VNRVJIET, India
     

   Subscribe/Renew Journal


The divider is one of the most important module in microprocessors. A new algorithm is developed to realize the decimal frequency divider with non-integer dividing factor, and it can be configurable by the Inter-Integrated Circuit (I2C/IIC).  The dividing factor is adjusted dynamically by calculating the error of frequency. Error of frequency can be reduced and high accuracy can be achieved after five rounds of Division. The implementation of decimal frequency divider is realized with Artix-7 FPGA. The experimental result indicated that the decimal frequency divider gives low error of frequency that can be ignored. So high accurate decimal frequency divider can be designed and implemented on FPGA using I2C.


Keywords

Decimal Frequency Divider, I2C, FPGA, Error of Frequency.
User
Subscription Login to verify subscription
Notifications
Font Size

  • Shaowei Ma, Baolu Guan, Ligang Hou “Design of high-accuracy decimal frequency divider with Verilog-HDL”. IPEMEC (2015)

  • Ligang Hou*, Tianran Zhang, Jinhui Wang “A High Performance Configurable Random Divider with FGPA and ASIC implementation”

  • Yaoqi Wang, Xiaopeng Wang, Jin Wang. “The design research and simulation of arbitrary Frequency Divider Based on CPLD/FPGA [J]”. Journal of LAN Zhou Jiao Tong University 2010.29(4)

  • Decheng Xu. “The design of the arbitrary Frequency Divider [J]”. Science mosaic, 2007.

  • Jihua Wu, cheng Wang. design and verification Verilog HDL[M], The People's Posts and Telecommunications Press.2006.8, 94

  • The Verilog® Hardware Description Language, Fifth Edition Donald E. Thomas ECE Department Carnegie Mellon University Pittsburgh, PA Philip R. Moorby Co-design Automation, Inc. www.co-design.com

  • R. L. Miller (1939). "Fractional Frequency Generators Utilizing Regenerative Modulation". Proceedings of the IRE 27: 446–457. [8].

  • Quan YUAN, Xiao-long CHEN, Jia-li WANG, "Method for realizing the decimal frequency divider based on FPGA", Measurement Control Technology and Instruments, 2010, pp. 99-101.

  • Jian-rong WANG, Zhu Li, Hong-ming TANG，"New Parameterized Design of Decimal Fraction Frequency Divider Based on FPGA", Journal of Taiyuan University of Science and Technology, 2007, pp. 191-194.

  • Kuo-Hsing Cheng, Kai-Wei Hong, Chi-Hsiang Chen, and Jen-Chieh Liu, “A High Precision Fast Locking Arbitrary Duty Cycle Clock Synchronization Circuit”,IEEE,2011


Abstract Views: 274

PDF Views: 0




  • FPGA Implementation of Decimal Frequency Divider Using I2C

Abstract Views: 274  |  PDF Views: 0

Authors

K. L. V. Ramana Kumari
Department of ECE, VNRVJIET, India
K. Swetha Reddy
Department of ECE, VNRVJIET, India
Satya Kumar Mitte
Department of ECE, VNRVJIET, India

Abstract


The divider is one of the most important module in microprocessors. A new algorithm is developed to realize the decimal frequency divider with non-integer dividing factor, and it can be configurable by the Inter-Integrated Circuit (I2C/IIC).  The dividing factor is adjusted dynamically by calculating the error of frequency. Error of frequency can be reduced and high accuracy can be achieved after five rounds of Division. The implementation of decimal frequency divider is realized with Artix-7 FPGA. The experimental result indicated that the decimal frequency divider gives low error of frequency that can be ignored. So high accurate decimal frequency divider can be designed and implemented on FPGA using I2C.


Keywords


Decimal Frequency Divider, I2C, FPGA, Error of Frequency.

References