![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltext_open_medium.gif)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltext_restricted_medium.gif)
Power-Efficient Montgomery Modular Multiplication Review Using VLSI Architecture
Subscribe/Renew Journal
In Public key Cryptosystem like RSA and Elliptic Curve Cryptography (ECC), modular multiplication is a basic operation. A famous method to execute modular multiplication in hardware circuit is based on the Montgomery modular multiplication it has several benefits. Many Montgomery Modular multiplication hardware architecture and algorithm employ carry-save addition (CSA), to speed up the encryption/decryption process. An adiabatic logic brings about great deal of power minimization in digital circuit. This research paper presents a review of previous work done on modular multiplication and suggest a new CSA based Montgomery modular multiplier architecture designed utilizing adiabatic logic to make it low power consuming as compare to CMOS-Logic circuit.
Keywords
![](https://i-scholar.in/public/site/images/abstractview.png)
Abstract Views: 181
![](https://i-scholar.in/public/site/images/pdfview.png)
PDF Views: 0