Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Methodology and Critical Design Considerations in Low Dropout Regulator Design


     

   Subscribe/Renew Journal


Low dropout regulators (LDO) are linear regulators providing regulated output with very small drop in the circuit. The application of such regulators ranges from small portable electronic devices to the automation industry. Their relatively simple design & low noise makes them ultimate choice in compact and portable devices. Being an essential part in power management also accompanied by demand of higher battery efficiency as per today’s standards, the design of LDO regulator carries an indispensable importance. Low quiescent current, settling time and low drop are the salient features anticipated from this regulator. Design flow of the LDO regulator and issues concerning the topology and proper devices selection are focused in this paper.


Keywords

Error Amplifier Design, LDO Design Flow, Low Quiescent Current, Low Settling Time, Low Dropout, Pass Transistor Selection Criteria, Topology Selection.
User
Subscription Login to verify subscription
Notifications
Font Size

Abstract Views: 295

PDF Views: 0




  • Methodology and Critical Design Considerations in Low Dropout Regulator Design

Abstract Views: 295  |  PDF Views: 0

Authors

Abstract


Low dropout regulators (LDO) are linear regulators providing regulated output with very small drop in the circuit. The application of such regulators ranges from small portable electronic devices to the automation industry. Their relatively simple design & low noise makes them ultimate choice in compact and portable devices. Being an essential part in power management also accompanied by demand of higher battery efficiency as per today’s standards, the design of LDO regulator carries an indispensable importance. Low quiescent current, settling time and low drop are the salient features anticipated from this regulator. Design flow of the LDO regulator and issues concerning the topology and proper devices selection are focused in this paper.


Keywords


Error Amplifier Design, LDO Design Flow, Low Quiescent Current, Low Settling Time, Low Dropout, Pass Transistor Selection Criteria, Topology Selection.