Refine your search
Collections
Co-Authors
Year
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Patel, Deepak Kumar
- A Novel VLSI Architecture for FIR Filter Using Urdhwa Multiplier Compressor
Abstract Views :145 |
PDF Views:4
Authors
Affiliations
1 Department of Electronics & Communication, Sagar Institute of Research & Technology, Bhopal, IN
1 Department of Electronics & Communication, Sagar Institute of Research & Technology, Bhopal, IN