Design and Implementation of Low Power and High Performance AES Algorithm using FPGA

Information security has become an important issues in nowadays. Cryptography plays an important role in the security of data transmission. AES has the advantage of implementation in both hardware and software. The 128 bit AES algorithm can be implemented on FPGA in order to speed up the data processing and reduce time for key generation and achieve performance by maintaining speed and reliability with low area and power.