Open Access Open Access  Restricted Access Subscription Access

Design of Low Noise Amplifier using Positive Feedback Gain Enhancement Technique


Affiliations
1 Department of ECE, PET Engineering College,Vallioor, India
2 Department of ECE, PET Engineering College, Vallioor, India
3 Department of ECE, MEPCO Schlenk Engineering College, Sivakasi, India
 

Low Noise Amplifier (LNA) is a digital amplifier that amplifies a completely low strength signal without drastically degrading its sign to the noise ratio. It's far in any other case known as block down converter. Its miles designed to decrease the additional noise. Here, the low noise amplifier (LNA) is designed the use of a new configuration of high-quality remarks advantage enhancement technique that's suitable for low energy and coffee noise packages. On this proposed technique, additional wonderful comments capacitor is attached to any of the transistor terminal, which will increase voltage benefit due to reducing the entire transconductance. The everyday amplifier circuit is designed the use of energy constrained simultaneous noise and input matching (PCSNIM) method. This technique is used to gain simultaneous enter impedance and minimal noise matching. By means of using this advantage stronger method, the gain of the LNA has been elevated and noise parent is reduced without sacrificing bandwidth, linearity and electricity intake. In this paper we attain 8.620 dB of gain at 4GHz frequency by way of the usage of superb feedback capacitor and interstage matching inductor and also the design of Ultra Wide Band (UWB) LNA provides 14.62dB gain by using inductive source degeneration topology.

Keywords

Block Down Converter, Gain, Positive Feedback, Transconductance.
User
Notifications
Font Size

  • Ali Hajimiri and Thomas H.Lee, ‘Design Issues in CMOS Differential LC Oscillators’, IEEE Journal of Solid State Circuits, May 1999, vol.34,no. 5.
  • Andrew N. Karanicolas,’ A 2.7 V 900 MHz CMOS LNA and Mixer’, IEEEJ. Solid state circuits, vol. 31, no.12, Dec.1996, pp. 1939-1944.
  • Derek K. Shaeffer, and Thomas H. Lee.: ‘Corrections to A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier’, IEEE J. Solid-State Circuit, 2005, 40, (6), pp. 1397–1398.
  • Md Rahan Chowdhury, Malik Quamrus Samawat, Irtiza Ahmed Salman,’ An Ultra-Wide-Band 2.66 - 3.75 GHz LNA in 0.18-μm CMOS Radio Frequency’, International Journal of Engineering Research and General Science Volume 5, Issue 3, May-June, 2017 ,ISSN 2091-2730
  • Ming – Dou Ker and Shue-Chang Liu, ‘Whole – Chip ESD Protection Design for Submicron CMOS VLSI’, IEEE International Symposium on Circuits and Systems, June 9-12,1997.
  • M.Ramana Reddy, Dr. N.S Murthy Sharma, Dr. P. Chandra Sekhar,’ A 3.5 GHz Low Noise, High Gain Narrow Band Differential Low Noise Amplifier Design for Wi-MAX Applications’, International Journal of Electronics Engineering Research. ISSN 0975-6450 Volume 9, Number 4 (2017) pp. 505-516
  • Nikola Petrović, Radivoje Djurić,’ A 94GHz low power UWB LNA for passive radiometer’, INFOTEHJAHORINA Vol. 16, March 2017.
  • Pramod K. B., Kumaraswamy H. V.,’ The Linear, Nonlinear Measurements, Analysis and Evaluation for the Design of Ultra-Wideband Low Noise Amplifier’, International Journal of Computer Applications (0975 – 8887) Volume 158 – No 6, January 2017
  • Sam HamidonJ.,et al., ‘Design of Single Stage LNA using L-Matching Network for WIMAX Applications’, ARPN Journal of Engineering and Applied Sciences,vol. 9,no.10,Oct.2014,ISSN 1819-6608.
  • Vaithinathan.V, Raja.J and Srinivasan .R, ‘A Low Power ,High gain, Low Noise Amplifier with improved noise figure and input matching for Ultra Wide Band Applications’, IJST ,Transactions of Electrical Engineering,vol.36,no,E2,pp 163-174,2012.
  • Yu-Da Shiu et al., ‘CMOS Power Amplifier with ESD Protection Design Merged in Matching Network’, IEEE Journal of Solid State Circuits,2007.
  • Zaid Albataineha, Yazan Hamadeh, Jafar Moheidat, Ahmad Dagamseh, Idrees Al-Kofahi, Mohammed Alsumady,’ A High-Gain Low Noise Amplifier for RFID Front-Ends Reader’, Jordan Journal of Electrical Engineering ISSN (Print): 2409-9600, ISSN (Online): 2409-9619

Abstract Views: 194

PDF Views: 0




  • Design of Low Noise Amplifier using Positive Feedback Gain Enhancement Technique

Abstract Views: 194  |  PDF Views: 0

Authors

P. Kannan
Department of ECE, PET Engineering College,Vallioor, India
A. Antony Licy
Department of ECE, PET Engineering College, Vallioor, India
R. Shantha Selva Kumari
Department of ECE, MEPCO Schlenk Engineering College, Sivakasi, India

Abstract


Low Noise Amplifier (LNA) is a digital amplifier that amplifies a completely low strength signal without drastically degrading its sign to the noise ratio. It's far in any other case known as block down converter. Its miles designed to decrease the additional noise. Here, the low noise amplifier (LNA) is designed the use of a new configuration of high-quality remarks advantage enhancement technique that's suitable for low energy and coffee noise packages. On this proposed technique, additional wonderful comments capacitor is attached to any of the transistor terminal, which will increase voltage benefit due to reducing the entire transconductance. The everyday amplifier circuit is designed the use of energy constrained simultaneous noise and input matching (PCSNIM) method. This technique is used to gain simultaneous enter impedance and minimal noise matching. By means of using this advantage stronger method, the gain of the LNA has been elevated and noise parent is reduced without sacrificing bandwidth, linearity and electricity intake. In this paper we attain 8.620 dB of gain at 4GHz frequency by way of the usage of superb feedback capacitor and interstage matching inductor and also the design of Ultra Wide Band (UWB) LNA provides 14.62dB gain by using inductive source degeneration topology.

Keywords


Block Down Converter, Gain, Positive Feedback, Transconductance.

References