International Journal of Advanced Networking and Applications

Open Access Open Access  Restricted Access Subscription Access

FPGA Implementation of High Speed Digital FIR Filter


Affiliations
1 Department of Electronics & Communication Engineering, Yogi Vemana University, India
2 Department of Electronics & Communication Engineering, Yogi Vemana University,Proddatur, India
 

Multipliers play an important role in today's digital world especially in DSP and DIP applications. With advances in technology, many researchers are trying to design multipliers which offer either of the following targets-high speed, low power consumption, regularity of layout and less area or even combination of them in one multiplier. Now-a-days researchers are focusing on low power and high speed. This may be possible by designing effective multiplies as these are involved in huge amount in almost all DSP architectures. To do so many multipliers are available such as Booth multiplier and Wallace tree multiplier. Booth multiplier gives high performance (accuracy) but with high delay, whereas Wallace tree multiplier gives high speed but with less accuracy.The proposed method of CSD multiplication has the ability to reduce truncation error, computation latency for constant word length multiplications. Furthermore Horner CSD multiplier with pipelining concept makes multiplier design power efficient and speed efficient. This novel CSD algorithm is used here to design a Digital FIR filter and the same is designed with the booth and Wallace tree algorithm and compared. It is observed that proposed design is better w.r.t no. of slices and delay in comparison with existing methods. This design is coded in Verilog HDL and targeted on the spartran-3 device of XILINX 14.5.

Keywords

CSD (Canonic Signed Digit), DSP (Digital Signal Processing), DIP (Digital Image Processing), Verilog HDL (Hardware Description Language), VHDL (Very high speed HDL).
User
Notifications
Font Size

  • KeshabK.Parhi, vlsi digital signal processing systems: design and implementation, (John Wiley &sons Publishing Company Inc., 1999).

  • Shoab Ahmed Khan, multiplier-less multiplication by constants, in digital design of signal processing systems: a practical approach,( John Wiley & sons Publishing Company,2010), pp.253–299.

  • M.LakshmiKiran and K.VenkataRamanaiah, Implementation of High Speed and Low Area Digital Radix-2 CSD using Pipeline Concept, International Journal of Electronics and Communication Engineering, 10(1),2017, pp.53-61.

  • Gustavo A.Ruiz, Mercedes Granda, efficient canonic signed digit recoding, Science Direct

  • Microelectronics journal. [Online].42(2011) 10901097

  • Yunhua Wan, Multiplier less CSD Techniques for high performance FPGA Implementation of Digital Filters, Ph.D. dissertation, Dept. School of Elect. And Computer Eng., University of Okalahoma., Norman, Okalahoma,2007.

  • Gustavo A.Ruiz, Mercedes Granda, “efficient canonic signed digit recoding”, ScienceDirect Microelectronics journal, Issue.42, pp.1090-1097, 2011.

  • V.Sandhiya, Mr.S.Karthick², Dr.M.Valarmathy “A Survey of New Reconfigurable Architectures For Implementing FIR Filters With Low Complexity” International Conference on Computer Communication and Informatics (ICCCI -2014), Jan. 03 –05, 2014, Coimbatore, INDIA

  • Abhijit Chandra and SudiptaChattopadhyay “Differential Evolution based design of multiplier-less FIR filter using CSD Representation” IEEE Conference, 2012.

  • Mitsuru Yamada and AkhinoriNishihaa, “High Speed FIR Digital Filter with CSD Coefficients Implemented on FPGA” Conference Paper on Jan 2001, DOI: 10.1145/370155.370201.

  • D.Jaya Kumar, E.Logashanmugam,”Performance analysis of FIR filter using Booth multiplier”,IEEE conference, July, 2014.

  • Swati Chulet, Himanshu Joshi, “FIR Filter Designing Using Wallace Multiplier”, International Journal of Engineering and Technical Research (IJETR) ISSN: 2321-0869, Volume-3, Issue-6, June 2015.


Abstract Views: 249

PDF Views: 0




  • FPGA Implementation of High Speed Digital FIR Filter

Abstract Views: 249  |  PDF Views: 0

Authors

Lakshmi Kiran Mukkara
Department of Electronics & Communication Engineering, Yogi Vemana University, India
Kota VenkataRamanaiah
Department of Electronics & Communication Engineering, Yogi Vemana University,Proddatur, India

Abstract


Multipliers play an important role in today's digital world especially in DSP and DIP applications. With advances in technology, many researchers are trying to design multipliers which offer either of the following targets-high speed, low power consumption, regularity of layout and less area or even combination of them in one multiplier. Now-a-days researchers are focusing on low power and high speed. This may be possible by designing effective multiplies as these are involved in huge amount in almost all DSP architectures. To do so many multipliers are available such as Booth multiplier and Wallace tree multiplier. Booth multiplier gives high performance (accuracy) but with high delay, whereas Wallace tree multiplier gives high speed but with less accuracy.The proposed method of CSD multiplication has the ability to reduce truncation error, computation latency for constant word length multiplications. Furthermore Horner CSD multiplier with pipelining concept makes multiplier design power efficient and speed efficient. This novel CSD algorithm is used here to design a Digital FIR filter and the same is designed with the booth and Wallace tree algorithm and compared. It is observed that proposed design is better w.r.t no. of slices and delay in comparison with existing methods. This design is coded in Verilog HDL and targeted on the spartran-3 device of XILINX 14.5.

Keywords


CSD (Canonic Signed Digit), DSP (Digital Signal Processing), DIP (Digital Image Processing), Verilog HDL (Hardware Description Language), VHDL (Very high speed HDL).

References