Open Access Open Access  Restricted Access Subscription Access

Low Power Shift and Add Multiplier Design


Affiliations
1 Maharaja Engineering College, Avinashi, Anna University, India
2 Computer Applications, Kongu Engineering College, Perundurai, Anna University, India
3 II ME Applied Electronics, Maharaja Engineering College, Avinashi, Anna University, Tamil nadu, India
 

Today every circuit has to face the power consumption issue for both portable device aiming at large battery life and high end circuits avoiding cooling packages and reliability issues that are too complex. It is generally accepted that during logic synthesis power tracks well with area. This means that a larger design will generally consume more power. The multiplier is an important kernel of digital signal processors. Because of the circuit complexity, the power consumption and area are the two important design considerations of the multiplier. In this paper a low power low area architecture for the shift and add multiplier is proposed. For getting the low power low area architecture, the modifications made to the conventional architecture consist of the reduction in switching activities of the major blocks of the multiplier, which includes the reduction in switching activity of the adder and counter. This architecture avoids the shifting of the multiplier register. The simulation result for 8 bit multipliers shows that the proposed low power architecture lowers the total power consumption by 35.25% and area by 52.72 % when compared to the conventional architecture. Also the reduction in power consumption increases with the increase in bit width.

Keywords

Low Power Multiplier, Low Power Ring Counter, Sources of Switching Activities.
User
Notifications
Font Size

Abstract Views: 299

PDF Views: 172




  • Low Power Shift and Add Multiplier Design

Abstract Views: 299  |  PDF Views: 172

Authors

C. N. Marimuthu
Maharaja Engineering College, Avinashi, Anna University, India
P. Thangaraj
Computer Applications, Kongu Engineering College, Perundurai, Anna University, India
Aswathy Ramesan
II ME Applied Electronics, Maharaja Engineering College, Avinashi, Anna University, Tamil nadu, India

Abstract


Today every circuit has to face the power consumption issue for both portable device aiming at large battery life and high end circuits avoiding cooling packages and reliability issues that are too complex. It is generally accepted that during logic synthesis power tracks well with area. This means that a larger design will generally consume more power. The multiplier is an important kernel of digital signal processors. Because of the circuit complexity, the power consumption and area are the two important design considerations of the multiplier. In this paper a low power low area architecture for the shift and add multiplier is proposed. For getting the low power low area architecture, the modifications made to the conventional architecture consist of the reduction in switching activities of the major blocks of the multiplier, which includes the reduction in switching activity of the adder and counter. This architecture avoids the shifting of the multiplier register. The simulation result for 8 bit multipliers shows that the proposed low power architecture lowers the total power consumption by 35.25% and area by 52.72 % when compared to the conventional architecture. Also the reduction in power consumption increases with the increase in bit width.

Keywords


Low Power Multiplier, Low Power Ring Counter, Sources of Switching Activities.