Open Access Open Access  Restricted Access Subscription Access

A Survey of Different Approaches for Overcoming the Processor-Memory Bottleneck


Affiliations
1 Department of Computer Science and Engineering, Skopje, Macedonia, the former Yugoslav Republic of
 

The growing rate of technology improvements has caused dramatic advances in processor performances, causing significant speed-up of processor working frequency and increased amount of instructions which can be processed in parallel. The given development of processor's technology has brought performance improvements in computer systems, but not for all the types of applications. The reason for this resides in the well known Von-Neumann bottleneck problem which occurs during the communication between the processor and the main memory into a standard processor-centric system. This problem has been reviewed by many scientists, which proposed different approaches for improving the memory bandwidth and latency. This paper provides a brief review of these techniques and also gives a deep analysis of various memorycentric systems that implement different approaches of merging or placing the memory near to the processing elements. Within this analysis we discuss the advantages, disadvantages and the application (purpose) of several well-known memory-centric systems.

Keywords

Memory Latency Reduction and Tolerance, Memory-Centric Computing, Processing in/Near Memory, Processor-Centric Computing, Smart Memories, Von Neumann Bottleneck.
User
Notifications
Font Size


  • A Survey of Different Approaches for Overcoming the Processor-Memory Bottleneck

Abstract Views: 502  |  PDF Views: 367

Authors

Danijela Efnusheva
Department of Computer Science and Engineering, Skopje, Macedonia, the former Yugoslav Republic of
Ana Cholakoska
Department of Computer Science and Engineering, Skopje, Macedonia, the former Yugoslav Republic of
Aristotel Tentov
Department of Computer Science and Engineering, Skopje, Macedonia, the former Yugoslav Republic of

Abstract


The growing rate of technology improvements has caused dramatic advances in processor performances, causing significant speed-up of processor working frequency and increased amount of instructions which can be processed in parallel. The given development of processor's technology has brought performance improvements in computer systems, but not for all the types of applications. The reason for this resides in the well known Von-Neumann bottleneck problem which occurs during the communication between the processor and the main memory into a standard processor-centric system. This problem has been reviewed by many scientists, which proposed different approaches for improving the memory bandwidth and latency. This paper provides a brief review of these techniques and also gives a deep analysis of various memorycentric systems that implement different approaches of merging or placing the memory near to the processing elements. Within this analysis we discuss the advantages, disadvantages and the application (purpose) of several well-known memory-centric systems.

Keywords


Memory Latency Reduction and Tolerance, Memory-Centric Computing, Processing in/Near Memory, Processor-Centric Computing, Smart Memories, Von Neumann Bottleneck.

References