International Journal of Engineering Research

Open Access Open Access  Restricted Access Subscription Access

A Digital Error Correction Technique for the Resettable Delta-Sigma Modulator Used in a Multiple-Sampling Based High-Resolution ADC


Affiliations
1 Research Institute of Electronics, Shizuoka University, 3-5-1 Johoku, Naka-ku, Hamamatsu 432-8011, Japan
 

This paper presents a technique for digital error correction of the non linearity due to capacitor mismatch and finite gain error of operational amplifier in the first-order resettable delta-sigma modulator (RDSM) used in a multiple-sampling based high-resolution ADC. The effectiveness of the digital error correction is confirmed by using circuit simulation data with 65 nm technology parameters. The simulation results show that the digital error correction improves the integral non linearity (INL) from +4.52/-4.58 LSB to +0.30/-0.45 LSB at 12 bits.

Keywords

Resettable Delta-Sigma Modulator, Digital Error Correction.
User
Notifications
Font Size

Abstract Views: 279

PDF Views: 0




  • A Digital Error Correction Technique for the Resettable Delta-Sigma Modulator Used in a Multiple-Sampling Based High-Resolution ADC

Abstract Views: 279  |  PDF Views: 0

Authors

Khandaker Mohammad Raisul Amin
Research Institute of Electronics, Shizuoka University, 3-5-1 Johoku, Naka-ku, Hamamatsu 432-8011, Japan
Tongxi Wang
Research Institute of Electronics, Shizuoka University, 3-5-1 Johoku, Naka-ku, Hamamatsu 432-8011, Japan
Min-Woong Seo
Research Institute of Electronics, Shizuoka University, 3-5-1 Johoku, Naka-ku, Hamamatsu 432-8011, Japan
Shoji Kawahito
Research Institute of Electronics, Shizuoka University, 3-5-1 Johoku, Naka-ku, Hamamatsu 432-8011, Japan

Abstract


This paper presents a technique for digital error correction of the non linearity due to capacitor mismatch and finite gain error of operational amplifier in the first-order resettable delta-sigma modulator (RDSM) used in a multiple-sampling based high-resolution ADC. The effectiveness of the digital error correction is confirmed by using circuit simulation data with 65 nm technology parameters. The simulation results show that the digital error correction improves the integral non linearity (INL) from +4.52/-4.58 LSB to +0.30/-0.45 LSB at 12 bits.

Keywords


Resettable Delta-Sigma Modulator, Digital Error Correction.