International Journal of Engineering Research

R. Sridevi ¹, Anirudh Palakurthi ¹, Akhila Sadhula ¹, Hafsa Mahreen ¹

Affiliations
1 Department of Electronics and Communication Engineering, KITS, Warangal, IN

Abstract

In this paper, an area efficient multiplier architecture is presented. The architecture is based on Ancient algorithms of the Vedas, propounded in the Vedic Mathematics scripture of Sri Bharati Krishna Tirthaji Maharaja. The multiplication algorithm used here is called Nikhilam Navatascaramam Dasatah. The multiplier based on the ancient technique is compared with the modern multiplier to highlight the speed and power superiority of the Vedic Multipliers.

Keywords

Digital Multiplier, Nikhilam Algorithm.

Full Text