ICTACT Journal on Microelectronics

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Design of Five Port Priority Based Router with Port Selection Logic for NoC


Affiliations
1 Department of Electronics and Communication Engineering, Saintgits College of Engineering, India
2 Department of Electronics and Communication Engineering, National Institute of Technology, Tiruchirappalli, India
     

   Subscribe/Renew Journal


Network-on-chip (NoC) is a relatively new technology to signaling that enables not only more efficient interconnects but also more efficient design and verification processes for modern SoCs. The communication through the NoC is performed by enabling processing element (PE) to send and receive packets through the network fabric composed of switches/routers connected together through physical links or channels. For effective global on-chip communication, routers provide efficient routing with comparatively low complexity and high performance. Communication deadlock may appear at the router network and can cause performance degradation and system failure. Based on these studies, a five port priority based router is proposed. Port selection logic is used for selecting the ports for data transmission to selective ports. The proposed router shows better performance when tested in Mesh and Torus topology. Round Robin Algorithm is used in arbiter, which handles the process with priority and has low power consumption. The designed router is implemented in Artix 7, Spartan 6 and Virtex 7 using Xilinx ISE 14.7 design tool and power consumption of five port router is taken in Synopsis VHDL and power compiler tool.

Keywords

Network-On-Chip, Router, Communication Deadlock, Port Selection Logic, Round Robin Algorithm.
Subscription Login to verify subscription
User
Notifications
Font Size

  • Konstantinos Tatas, Kostas Siozios, Dimitrios Soudris and Axel Jantsch. “Designing 2D and 3D Network-on-chip Architectures”, Springer, 2014.

  • William J Dally and Brian Towles, “Route Packets, not Wires: On-Chip Interconnection Networks”, Proceedings of Design Automation Conference, pp. 684-690, 2001.

  • Masoud Daneshtalab, “Exploring Adaptive Implementation of On-Chip Networks”, Ph.D Dissertation, Department of Information Technology, University of Turku, 2011.

  • Tobias Bjerregaard, and Shankar Mahadevan. “A Survey of Research and Practices of Network-on-Chip”, ACM Computing Surveys, Vol. 38, No. 1, pp. 1-51, 2006.

  • Luca Benini and Giovanni De Micheli, “Networks on Chips: A New Paradigm for Systems on Chip Design”, Proceedings of Design, Automation and Test in Europe Conference and Exhibition, pp. 1-2, 2002.

  • S. Swapna, Ayas Kanta Swain and Kamala Kanta Mahapatra, “Design and Analysis of Five Port Router for Network on Chip”, Proceedings of IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, pp. 51-54, 2012.

  • Maurizio Palesi and Masoud Daneshtalab, “Routing Algorithms in Networks-on- Chip”, Springer, 2014.

  • T.A. Bartic, J.Y. Mignolet, Vincent Nollet, Theodore Marescaux, Diederik Verkest, Serge Vernalde and Rudy Lauwereins, “Topology Adaptive Network-on-Chip Design and Implementation”, IEEE Proceedings-Computers and Digital Techniques, Vol. 152, No. 4, pp. 467-472, 2005.

  • Wen-Chung Tsai, Ying-Cherng Lan, Yu-Hen Hu and Sao-Jie Chen, “Networks on Chips: Structure and Design Methodologies”, Journal of Electrical and Computer Engineering - Special Issue on Networks-on-Chip: Architectures, Design Methodologies, and Case Studies, Vol. 2, No. 2, pp. 1-16, 2012.

  • Aline Vieira de Mello, Luciano Copello Ost, Fernando Gehm Moraes and Ney Laert Vilar Calazans. “Evaluation of Routing Algorithms on Mesh Based NoCs”, Technical Report Series, Faculdade de Informatica, pp. 1-11, 2004.

  • Suyog K Dahule and M. A. Gaikwad, “Design and Simulation of Round Robin Arbiter for NoC Architecture”, International Journal of Engineering and Advanced Technology, pp. 2249-8958, 2012.

  • Yanhua Liu, Jie Jin and Zongsheng Lai, “A Dynamic Adaptive arbiter for Network-on-Chip”, Journal of Microelectronics, Electronic Components and Materials, Vol. 43, No. 2, pp. 111-118, 2013.

  • Ville Rantala, Teijo Lehtonen and Juha Plosila, “Network on Chip Routing Algorithms”, Available at: http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.120.8910&rep=rep1&type=pdf.

  • Rickard Holsmark, Maurizio Palesi and Shashi Kumar, “Deadlock Free Routing Algorithms for Irregular Mesh Topology NoC Systems with Rectangular Regions”, Journal of Systems Architecture, Vol. 54, No. 3-4, pp. 427-440, 2008.

  • Yaniv Ben-Itzhak, Israel Cidon, Avinoam Kolodny, Michael Shabun and Nir Shmuel, “Heterogeneous NoC Router Architecture”, IEEE Transactions on Parallel and Distributed Systems, Vol. 26, No. 9, pp. 2479-2492, 2015.


Abstract Views: 221

PDF Views: 0




  • Design of Five Port Priority Based Router with Port Selection Logic for NoC

Abstract Views: 221  |  PDF Views: 0

Authors

Meenu Anna George
Department of Electronics and Communication Engineering, Saintgits College of Engineering, India
A. Aravindhan
Department of Electronics and Communication Engineering, Saintgits College of Engineering, India
G. Lakshminarayanan
Department of Electronics and Communication Engineering, National Institute of Technology, Tiruchirappalli, India

Abstract


Network-on-chip (NoC) is a relatively new technology to signaling that enables not only more efficient interconnects but also more efficient design and verification processes for modern SoCs. The communication through the NoC is performed by enabling processing element (PE) to send and receive packets through the network fabric composed of switches/routers connected together through physical links or channels. For effective global on-chip communication, routers provide efficient routing with comparatively low complexity and high performance. Communication deadlock may appear at the router network and can cause performance degradation and system failure. Based on these studies, a five port priority based router is proposed. Port selection logic is used for selecting the ports for data transmission to selective ports. The proposed router shows better performance when tested in Mesh and Torus topology. Round Robin Algorithm is used in arbiter, which handles the process with priority and has low power consumption. The designed router is implemented in Artix 7, Spartan 6 and Virtex 7 using Xilinx ISE 14.7 design tool and power consumption of five port router is taken in Synopsis VHDL and power compiler tool.

Keywords


Network-On-Chip, Router, Communication Deadlock, Port Selection Logic, Round Robin Algorithm.

References