Open Access
Subscription Access
Open Access
Subscription Access
IP Protection Using Watermarking with Obfuscation
Subscribe/Renew Journal
The technology scaling allows complex systems to be placed on a single die with million transistors integrated into it. Intellectual Property (IP) cores are reusable logic blocks used for building such complicated systems. Secure IP designs that can protect authorship are needed to deter IP piracy. One widely used detection method is digital watermarking which provides proof of the ownership to the IP vendor. The proposed methods in this work can embed into the IP or system obfuscation enabled watermark and also provides techniques for access control and fingerprinting. These techniques were implemented in an 8 bit ALU that can perform 8 operations. The functionality of the system was analyzed using the Xilinx ISE Design suite 14.6.
Keywords
Intellectual Property (IP), IP Protection, Watermarking, Obfuscation, Fingerprinting.
Subscription
Login to verify subscription
User
Font Size
Information
- Amr T. Abdel-Hamid, Sofiene Tahar and El Mostapha Aboulhamid, “A Survey on IP Watermarking Techniques”, Design Automation for Embedded Systems, Vol. 9, No. 3, pp. 211-227, 2014.
- Estimating the Global Economic and Social Impacts of Counterfeiting and Piracy, Available at: http://www.inta.org/Communications/Documents/2017_Frontier_Report.pdf.
- VSI Alliance, “VSI Alliance Architecture Document: Version 1.0”, Available at: http://www.fpga.world/_hdl/1/VSI/vsi-or.pdf, 1997.
- Debasri Saha and Susmita Sur-Kolay, “SoC: A Real Platform for IP Reuse, IP Infringement, and IP Protection”, VLSI Design, Vol. 2011, No. 5, pp. 1-10, 2011.
- VSI Alliance, “Intellectual Property Protection: Schemes, Alternatives and Discussion”, Available at: http://www.univ-st-etienne.fr/salware/Bibliography_Salware/IP%20Watermarking/Article/VSIAlliance2000WhitePaper.pdf.
- Jarrod A. Roy, Farinaz Koushanfar and Igor L. Markov, “EPIC: Ending Piracy of Integrated Circuits”, Proceedings of Conference on Design, Automation and Test in Europe, pp. 1069-1074, 2008.
- Rajat Subhra Chakraborty and Swarup Bhunia, “RTL Hardware IP Protection using Key-based Control and Data Flow Obfuscation”, Proceedings of 23rd International Conference on VLSI Design, pp. 405-410, 2010.
- Jiliang Zhang, “A Practical Logic Obfuscation Technique for Hardware Security”, IEEE Transactions on Very Large Scale Integration Systems, Vol. 24, No. 3, pp. 1193-1197, 2016.
- I. Torunoglu and E. Charbon, “Watermarking based Copy- Right Protection of Sequential Functions”, IEEE Journal of Solid State Circuits, Vol. 35, No. 3, pp. 434-440, 2016.
- Y.C. Fan and H.W. Tsao, “Watermarking for Intellectual Property Protection”, Electronics Letters, Vol. 39, No. 18, pp. 1316-1318, 2003.
- Aijiao Cui, Chip-Hong Chang, Sofiene Tahar and Amr T. Abdel-Hamid, “A Robust FSM Watermarking Scheme for IP Protection of Sequential Circuit Design”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 30, No. 5, pp. 678-690, 2011.
- Encarnacin Castillo, Uwe Meyer-Baese, Antonio Garcia, Luis Parrilla and Antonio Lloris, “IPP@ HDL: Efficient Intellectual Property Protection Scheme for IP Cores”, IEEE Transactions on Very Large Scale Integration Systems, Vol. 15, No. 5, pp. 578-591, 2014.
- Qiang Liu, Wenqing Ji, Qi Chen and Terrence Mak, “IP Protection of Mesh NoCs using Square Spiral Routing”, IEEE Transactions on Very Large Scale Integration Systems, Vol. 24, No. 4, pp. 1560-1573, 2016.
- Chip-Hong Chang and Li Zhang, “A Blind Dynamic Fingerprinting Technique for Sequential Circuit Intellectual Property Protection”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 33, No. 1, pp. 76-89, 2014.
Abstract Views: 216
PDF Views: 1