Open Access
Subscription Access
Open Access
Subscription Access
High Performance Wallace Tree Multiplier Using Improved Adder
Subscribe/Renew Journal
Multiplier is a crucial block of most of the digital arithmetic applications. With the advancement in the field of VLSI, achieving high speed and low power consumption has become a major concern for the designers. As multiplier block consumes large amount of power and has a major role to play in the speed of the circuit therefore its optimization will improve the performance of the circuit. The process of multiplication is implemented in hardware using shift and add operation, so use of efficient adder circuit will lead to improved multiplier. In this paper, reduced complexity Wallace tree multiplier circuit is proposed that uses efficient and improved adder. The circuits are designed using 90nm technology and simulated in Cadence Virtuoso. The proposed Wallace tree structure offers a decrement of approximately 70% in dissipation of power, approximately 86% in power delay product and 60% in area. The proposed multiplier is suitable to use in applications such as DSP structures, ALU's and several low power and high speed arithmetic applications.
Keywords
Wallace Tree, Full Adder, Pass Transistor Logic, Power Dissipation, Delay.
Subscription
Login to verify subscription
User
Font Size
Information
- C.S. Wallace, “A Suggestion for A Fast Multiplier”, IEEE Transaction on Electronic Computers, Vol. 13, No. 1, pp. 14-17, 1964.
- S. Rajaram and K. Vanithamani, “Improvement of Wallace Multipliers using Parallel Prefix Adders”, Proceedings of IEEE International Conference on Signal Processing, Communication, Computing and Networking Technologies, pp. 781-784, 2011
- M.J. Rao and S. Dubey, “A High Speed and Area Efficient Booth Recoded Wallace Tree Multiplier for Fast Arithmetic Circuits”, Proceedings of Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, pp. 220-223, 2012.
- S. Karthick, S. Karthika and S. Valannathy, “Design and Analysis of Low Power Compressors”, International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, Vol. 1, No. 6, pp. 487-493, 2012.
- Saeeid Tahmasbi Oskuii, Per Gunnar Kjeldsberg and Oscar Gustafsson, “Power Optimized Partial Product Reduction Interconnect Ordering in Parallel Multipliers”, Proceedings of Nordic Circuits and Systems Conference, pp. 1-6, 2007.
- S. Murugeswari and S.K. Mohideen, “Design of Area Efficient and Low Power Multipliers using Multiplexer based Full Adder”, Proceedings of 2nd International Conference on Current Trends in Engineering and Technology, pp. 388-392, 2014.
- Yingtao Jiang, Abdulkarim Al-Sheraidah, Yuke Wang, Edwin Sha and Jin-Gyun Chung, “A Novel Multiplexerbased Low-Power Full Adder”, IEEE Transactions on Circuits and Systems, Vol. 51, No. 7, pp. 345-348, 2004.
- Kokila Bharti Jaiswal, Nitish Kumar, Pavithra Seshadri and G. Laxminarayan, “Low Power Wallace Tree Multiplier using Modified Full Adder”, Proceedings of 3rd International Conference on Signal Processing, Communication and Networking, pp. 1-4, 2015.
- R.S. Waters and E.E. Swartzlander, “A Reduced Complexity Wallace Multiplier Reduction”, IEEE Transactions on Computers, Vol. 59, No. 8, pp. 1134-1137, 2010.
- Sandeep Kakde, Shahebaj Khan, Pravin Dakhole and Shailendra Badwaik, “Design of Area and Power Aware Reduced Complexity Wallace Tree Multiplier”, Proceedings of International Conference on Pervasive Computing, pp. 1-6, 2015.
Abstract Views: 209
PDF Views: 1