ICTACT Journal on Microelectronics

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

A 16-Bit High-Speed Multiplier Design Based on Karatsuba Algorithm and Urdhva-Tiryagbhyam Theorem Using Modified GDI Cells for Low Power and Area Constraints


Affiliations
1 Department of Electronics and Communication Engineering, Shri Shankaracharya Technical Campus, India
     

   Subscribe/Renew Journal


The paper entails the design of a 16-bit multiplier with the combined application of Karatsuba algorithm and the Urdhva-Tiryagbhyam (UT) theorem and the implementation of the multiplier architecture in Modified-Gate-Diffusion-Input (Mod-GDI) cells for improving the area and power constraints in the proposed novel hybrid multiplier.

Keywords

Area-Efficient, GDI, Karatsuba Algorithm, Multiplier, Urdhva-Tiryagbhyam Theorem.
Subscription Login to verify subscription
User
Notifications
Font Size

  • A. Morgenshtein, A. Fish and I. Wagner, “Gate-Diffusion Input (GDI): A Power-Efficient Method for Digital Combinatorial Circuits”, IEEE Transactions on Very Large Scale Integration Systems, Vol. 10, No. 5, pp. 566-581, 2002.

  • S. Arish and R.K. Sharma, “An Efficient Binary Multiplier Design for High Speed Applications using Karatsuba Algorithm and Urdhva-Tiryagbhyam Algorithm”, Proceedings of Global Conference on Communication Technologies, pp. 192-196, 2015.

  • Arushi Somani, Dheeraj Jain, Sanjay Jaiswal, Kumkum Verma and Swati Kasht, “Compare Vedic Multipliers with Conventional Hierarchical array of array multiplier”, International Journal of Computer Technology and Electronics Engineering, Vol. 2, No. 6, pp. 52-55, 2012.

  • Anand Mehta, C.B. Bidhul, Sajeevan Joseph and P. Jayakrishnan, “Implementation of Single Precision Floating Point Multiplier using Karatsuba Algorithm”, Proceedings of International Conference on Green Computing, Communication and Conservation of Energy, pp. 254-256, 2013.

  • C. Eyupoglu, “Performance Analysis of Karatsuba Multiplication Algorithm for Different Bit Lengths”, Procedia-Social and Behavioral Sciences, Vol. 195, pp.1860-1864, 2015.

  • K. Narendra and S. Pandu, “Low Power Area-Efficient Adiabatic Vedic Multiplier”, International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, Vol. 3, No. 8, pp. 11027-11032, 2014.

  • A.M. Kareem and P. Kumar, “VLSI Implementation of High Speed-Low Power-Area Efficient Multiplier Using Modified Vedic Mathematical Techniques”, Recent Patents on Computer Science, Vol. 9, No. 3, pp. 216-221, 2017.

  • S. Kaur and B. Singh, “Design and Performance Analysis of Various Adders and Multipliers using GDI Technique”, International Journal of VLSI Design and Communication Systems, Vol. 6, No. 5, pp. 45-56, 2015.

  • Paul Zimmermann and Richard P. Brent, “Modern Computer Arithmetic”, Cambridge University Press, 2011.

  • Keith O. Geddes, Stephen R. Czapor and George Labahn, “Algorithms for Computer Algebra”, Springer, 1992.

  • A.P. Nicholas, K. Williams and J. Pickles, “Vertically and Crosswise”, Inspiration Books, 2010.

  • K. Williams and M. Gaskell, “The Cosmic Computer”, Inspiration Books, 1997.

  • Neil Weste and David Harris, “Principles of CMOS VLSI Design”, 4th Edition, Pearson, 2011.


Abstract Views: 471

PDF Views: 16




  • A 16-Bit High-Speed Multiplier Design Based on Karatsuba Algorithm and Urdhva-Tiryagbhyam Theorem Using Modified GDI Cells for Low Power and Area Constraints

Abstract Views: 471  |  PDF Views: 16

Authors

Bobby Nelson
Department of Electronics and Communication Engineering, Shri Shankaracharya Technical Campus, India
Ravi Tiwari
Department of Electronics and Communication Engineering, Shri Shankaracharya Technical Campus, India

Abstract


The paper entails the design of a 16-bit multiplier with the combined application of Karatsuba algorithm and the Urdhva-Tiryagbhyam (UT) theorem and the implementation of the multiplier architecture in Modified-Gate-Diffusion-Input (Mod-GDI) cells for improving the area and power constraints in the proposed novel hybrid multiplier.

Keywords


Area-Efficient, GDI, Karatsuba Algorithm, Multiplier, Urdhva-Tiryagbhyam Theorem.

References