ICTACT Journal on Microelectronics

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Robust and Scalable Hybrid 1-Bit Full Adder Circuit for VLSI Applications


Affiliations
1 Department of Electronics and Communication Engineering, Vemana Institute of Technology, India
     

   Subscribe/Renew Journal


This research paper presents a novel 22-transistors (22T), 1-bit ‘full-adder’ (FA) for ‘Very-large-scale-integration’ (VLSI) applications. The proposed FA is derived from the hybrid logic, which is a combination of ‘gate-diffusion-input’ (GDI) technique, ‘transmission gate’ (TG) and ‘static CMOS’ (SCMOS) logic. To assess the performance of the proposed FA, it is compared with state-of-the-art FAs in terms of ‘Design Metrics’ (DMs) such as power, delay, ‘power-delay-product’ (PDP), and ‘transistor count’ (TC). For a fair comparison, all FAs under consideration have been designed and simulated under common ‘process-voltage-temperature’ (PVT) conditions. The simulations have been conducted using Cadences’ Spectre simulator using 45 nm ‘predictive-technology-model’ (PTM). The simulations indicate that the proposed FA dissipates an ‘average power dissipation’ (APD) of 1.21 μW at an input signal frequency, fin=200 MHz and supply voltage, Vdd=1 V. It has a ‘worst case delay’ (WCD) of 135 ps and has a ‘power-delay-product’ (PDP) =0.163 fJ. Further to assess the scalability the proposed FA in terms of Vdd and input signal operand size, it is embedded in 64-bit(64b) ‘ripple carry adder’ (RCA) chain and simulations were conducted by scaling down the Vdd from 1.2 V to 0.4 V in steps of 0.2 V. The simulation results show that, only the proposed FA and other 2 reported as have the ability to operate in 64b RCA under different values of Vdd, without using any intermediate buffers. Further, it is observed that the proposed FA has a better power, delay, and TC as compared to the other 2 FAs.

Keywords

Full Adder, PDP, Low Power, Static CMOS, Gate-Diffusion-Input, Transmission-Gate-Logic.
Subscription Login to verify subscription
User
Notifications
Font Size

  • M. Aguirre Hernandez and M. Linares Aranda, “CMOS Full-Adders for Energy-Efficient Arithmetic Applications”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 19, No. 4, pp. 718-721, 2011.

  • M. Alioto, G. Di Cataldo and G. Palumbo, “Mixed Full Adder Topologies for High Performance Low-Power Arithmetic Circuits”, Microelectronics Journal, Vol. 381, pp. 130-139, 2007.

  • M. Alioto and G. Palumbo, “Impact of Supply Voltage Variations on Full Adder Delay: Analysis and Comparison”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 14, No. 12, pp. 1322-1335, 2006.

  • H. Alouani, O. Ahangari and S. Nair, “A Novel Heterogeneous Approximate Multiplier for Low Power and High Performance”, IEEE Embedded System Letters, Vol. 10, No. 2, pp. 45-48, 2018.

  • S. Ataei and J.E. Stine, “A 64 kB Approximate SRAM Architecture for Low-Power Video Applications”, IEEE Embedded System Letters, Vol. 10, No. 1. pp. 10-13, 2017.

  • H.R. Basireddy, K. Challa and T. Nikoubin, “Hybrid Logical Effort for Hybrid Logic Style Full Adders in Multistage Structures”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 27, No. 5, pp. 1138-1147, 2019.

  • P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar and A. Dandapat, “Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 23, No. 10, pp. 2001-2008, 2015.

  • I. Brzozowski and A. Kos, “Designing of Low-Power Data Oriented Adders”, Microelectronic Journal, Vol. 45, No. 9, pp. 1177-1186, 2014.

  • H.T. Bui, Y. Wang and Y. Jiang, “Design and Analysis of Low-Power 10-Transistor Full Adders using Novel XOR-XNOR Gates”, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 49, No. 1, pp. 25-30, 2002.

  • C.H. Chang, J. Gu, and M. Zhang, “A Review of 0.18m Full Adder Performances for Tree Structured Arithmetic Circuits”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 13, No. 6, pp. 686-695, 2005.

  • S. Goel, A. Kumar and M. Bayoumi, “Design of Robust, Energy Efficient Full Adders for Deep-Submicrometer Design using Hybrid-CMOS Logic Style”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 14, No. 12, pp. 1309-1321, 2006.

  • M. Hasan, U.K. Saha, A. Sorwar, M.D.A. Z. Dipto, M.S. Hossein, and H.U. Zaman, “A Novel Hybrid Full Adder on Gate Diffusion Input Technique, Transmission Gate and Static CMOS Logic”, Proceedings of IEEE International Conference on Computer Communication and Networking Technology, pp. 1-4, 2019.

  • M. Hasan, H.U. Zaman and S. Islam, “Design of a Scalable Low-Power 1-bit Hybrid Full Adder for Fast Computation”, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 67, No. 8, pp. 1-5, 2019.

  • A. Morgenshtein, A. Fish and I.A. Wagner, “Gate-Diffusion Input (GDI): A Power-Efficient Method for Digital Combinatorial Circuits”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 10, No. 5, pp. 566-581, 2002.

  • H. Naseri and S. Timarchi, “Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 26, No. 8, pp. 1481-1493, 2018.

  • M.C. Parameshwara and H.C. Srinivasaiah, “Low-Power Hybrid 1-Bit Full Adder Circuit for Energy Efficient Arithmetic Applications”, Journal of Circuits, Systems, and Computers, Vol. 26, No. 1, pp. 1-15, 2017.

  • S. Purohit and M. Margala, “Investigating the Impact of Logic and Circuit Implementation for Full Adder Performance”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 20, No. 7, pp. 1327-1331, 2012.

  • J. M. Rabaey, A. Chandrakasan and B. Nikolic, “Digital Integrated Circuits: A Design Perspective”, 2nd Edition, Pearson Education, 2003.

  • A.M. Shams, T.K. Darwish and M.A. Bayoumi, “Performance Analysis of Low-Power 1-bit CMOS Full Adder Cells”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 10, No. 1, pp. 20-29, 2002.

  • A.M. Shams and M.A. Bayoumi, “A Novel High-Performance CMOS 1-Bit Full-Adder Cell”, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 47, No. 5, pp. 478-481, 2000.

  • A.M. Shams and M. A. Bayoumi, “Performance Evaluation of 1-Bit CMOS Adder Cells”, Proceedings of IEEE International Conference on Circuits and Systems, pp. 27-30, 1999.

  • M. Vesterbacka, “A 14-Transistor CMOS Full Adder with Full Voltage Swing Nodes”, Proceedings of IEEE International Conference on Signal Processing and Systems, pp. 713-722, 1999.

  • N.H.E. Weste and D.M. Harris, “CMOS VLSI Design: A Circuits and Systems Perspective”, 4th Edition, Wiley, 2010.

  • R. Zimmermann and W. Fichtner, “Low-Power Logic Styles: CMOS Versus Pass-Transistor Logic”, IEEE Journal of Solid-State Circuits, Vol. 32, No. 7, pp. 1079-1090, 1997.

  • Predictive Technology Model, Available at https://www.ptm.asu.edu/latestmodels, Accessed at 2020.


Abstract Views: 217

PDF Views: 0




  • Robust and Scalable Hybrid 1-Bit Full Adder Circuit for VLSI Applications

Abstract Views: 217  |  PDF Views: 0

Authors

M. C. Parameshwara
Department of Electronics and Communication Engineering, Vemana Institute of Technology, India

Abstract


This research paper presents a novel 22-transistors (22T), 1-bit ‘full-adder’ (FA) for ‘Very-large-scale-integration’ (VLSI) applications. The proposed FA is derived from the hybrid logic, which is a combination of ‘gate-diffusion-input’ (GDI) technique, ‘transmission gate’ (TG) and ‘static CMOS’ (SCMOS) logic. To assess the performance of the proposed FA, it is compared with state-of-the-art FAs in terms of ‘Design Metrics’ (DMs) such as power, delay, ‘power-delay-product’ (PDP), and ‘transistor count’ (TC). For a fair comparison, all FAs under consideration have been designed and simulated under common ‘process-voltage-temperature’ (PVT) conditions. The simulations have been conducted using Cadences’ Spectre simulator using 45 nm ‘predictive-technology-model’ (PTM). The simulations indicate that the proposed FA dissipates an ‘average power dissipation’ (APD) of 1.21 μW at an input signal frequency, fin=200 MHz and supply voltage, Vdd=1 V. It has a ‘worst case delay’ (WCD) of 135 ps and has a ‘power-delay-product’ (PDP) =0.163 fJ. Further to assess the scalability the proposed FA in terms of Vdd and input signal operand size, it is embedded in 64-bit(64b) ‘ripple carry adder’ (RCA) chain and simulations were conducted by scaling down the Vdd from 1.2 V to 0.4 V in steps of 0.2 V. The simulation results show that, only the proposed FA and other 2 reported as have the ability to operate in 64b RCA under different values of Vdd, without using any intermediate buffers. Further, it is observed that the proposed FA has a better power, delay, and TC as compared to the other 2 FAs.

Keywords


Full Adder, PDP, Low Power, Static CMOS, Gate-Diffusion-Input, Transmission-Gate-Logic.

References