ICTACT Journal on Microelectronics

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

DESIGN OF TWO STAGE CMOS OPERATIONAL AMPLIFIER IN 180NM TECHNOLOGY WITH LOW POWER, HIGH GAIN AND HIGH SWING


Affiliations
1 Department of Electronics and Communication Engineering, Dr. Rammanohar Lohia Avadh University., India
     

   Subscribe/Renew Journal


For certain applications, high bandwidth operational amplifiers are required. This necessitates research into the area of op-amp bandwidth expansion without influencing any other parameters significantly. This study presents a CMOS two-stage 0perational amplifier, that operates at 1.8 V power supply in 180 nm technology and has a bias current dependent input terminal. The supply voltage has been reduced to lower the system’s overall power usage. Our primary goal is to reduce power loss, higher gain, and higher difference between maximum voltage and minimum voltage at output port. There is a trade-off between rate, power, and benefit at high supply voltages. The rate, power, and benefit of any circuit determine its performance. This op-amp has low standby power expenditure, with high driving capability, and runs at low voltage, consequential a low-power circuit. The op-amp has a gain of 70.37 decibel, a bandwidth of 53.01 MHz, and a phase margin of 27.83 degree. The operational amplifier power consumption and CMRR are also determined as 523µW and 73.33 decibel, respectively.

Keywords

Low Power, Phase Margin, CMOS, Op-Amp
Subscription Login to verify subscription
User
Notifications
Font Size

  • Sumukh Kirundi, Nihal Singh, Rushabha Balaji and Pankaj Arora, “Design and Comparative Analysis of a Two Stage Ultra Low Power Subthreshold Operational Amplifier in 180nm, 90nm, and 45nm Technology”, IEEE System and Control, Vol. 87, No. 2, pp.1-13, 2020

  • Rajkumar S. Parihar and Anu Gupta, “Design of a Fully Differential Two Stage CMOS Op-Amp”, Journal of Physics: Conference Series, Vol. 1449, pp. 1-14, 1990.

  • Henil Langalia, Sarthak Lad, Mangesh Lolge and Surendra Rathod, “Analysis of two-stage CMOS Op-Amp for SingleEvent Transients”, Proceedings of International Conference on Communication, Information and Computing Technology, pp. 1-4, 2012.

  • M.P. Sunil and Hari Krishna Murthy, “Design and Implementation of 90dB-4mW Two Stage CMOS Operational Amplifier using 180nm”, Proceedings of International Conference on Electronics and Communication Systems, pp.1-5, 2016.

  • J. Mahattanakul, “Design Procedure for Two Stage CMOS Operational Amplifier Employing Current Buffer”, IEEE Transactions on Circuit Systems II, Express Briefs, Vol. 52, No. 11, pp. 766-770, 2005.

  • Anchal Verma, Deepak Sharma, Rajesh Kumar Singh and Mukul Kumar Yadav, “Design of Two-Stage CMOS Operational Amplifier”, International Journal of Emerging Technology and Advanced Engineering, Vol. 3, No. 12, pp. 102-106, 2013.

  • Amana Yadav, “Design of Two-Stage CMOS Op-Amp and Analyze the Effect of Scaling”, International Journal of ISSN: 2395-1680 (ONLINE) ICTACT JOURNAL ON MICROELECTRONICS, JULY 2022, VOLUME: 08, ISSUE: 02 1333 Engineering Research and Applications, Vol. 2, No. 5, pp. 647-654, 2012.

  • K. Bult and G.J.G.M. Geelen, “A Fast-Settling CMOS Op Amp for SC Circuits with 90-dB DC Gain”, IEEE Journal on Solid- State Circuits, Vol. 25, No. 6, pp. 1379-1384, 1990.

  • D. Nageshwarrao, “Implementation and Simulation of CMOS Two Stage Operational Amplifier”, International Journal of Advances in Engineering and Technology, Vol. 8, No. 2, pp. 1-15, 2013.

  • Ketan J. Raut, “Energy and Controls with their Impact on Humanity (CIPECH)”, Proceedings of International Conference on Innovative Applications of Computational Intelligence on Power, pp. 1-5, 2014.

  • Shilpa Goyal, “Analysis and Design of a Two Stage CMOS Op-Amp with 180nm using Miller Compensation Technique”, International Journal on Recent and Innovation Trends in Computing and Communication, Vol. 3, No. 4, pp. 2255-2260, 2015.

  • C.L. Kavyashree, “Design and Implementation of Two Stage CMOS Operational Amplifier using 90nm Technology”, Proceedings of International Conference on Inventive Systems and Control, pp. 1-8, 2017.

  • B. Razavi, “Design of Analog CMOS Integrated Circuits”, Mc-Graw Hill, 2001.

  • D. Johns and Ken Martin, “Analog Integrated Circuit Design”, Wiley, 1997.

  • Boaz Shem-Tov, Mucahit Kozak and Eby G. Friedman, “A High Speed CMOS Op-Amp Design Techniques using Negative Miller Capacitance”, Proceedings of IEEE International Conference on Electronics, Circuit and Systems, pp. 1-14, 2004


Abstract Views: 373

PDF Views: 0




  • DESIGN OF TWO STAGE CMOS OPERATIONAL AMPLIFIER IN 180NM TECHNOLOGY WITH LOW POWER, HIGH GAIN AND HIGH SWING

Abstract Views: 373  |  PDF Views: 0

Authors

Durgesh Pratap
Department of Electronics and Communication Engineering, Dr. Rammanohar Lohia Avadh University., India
Nishant Singh
Department of Electronics and Communication Engineering, Dr. Rammanohar Lohia Avadh University., India
Shiksha Jain
Department of Electronics and Communication Engineering, Dr. Rammanohar Lohia Avadh University., India

Abstract


For certain applications, high bandwidth operational amplifiers are required. This necessitates research into the area of op-amp bandwidth expansion without influencing any other parameters significantly. This study presents a CMOS two-stage 0perational amplifier, that operates at 1.8 V power supply in 180 nm technology and has a bias current dependent input terminal. The supply voltage has been reduced to lower the system’s overall power usage. Our primary goal is to reduce power loss, higher gain, and higher difference between maximum voltage and minimum voltage at output port. There is a trade-off between rate, power, and benefit at high supply voltages. The rate, power, and benefit of any circuit determine its performance. This op-amp has low standby power expenditure, with high driving capability, and runs at low voltage, consequential a low-power circuit. The op-amp has a gain of 70.37 decibel, a bandwidth of 53.01 MHz, and a phase margin of 27.83 degree. The operational amplifier power consumption and CMRR are also determined as 523µW and 73.33 decibel, respectively.

Keywords


Low Power, Phase Margin, CMOS, Op-Amp

References