![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltext_open_medium.gif)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltext_restricted_medium.gif)
Design of Ultra Low Power 8 Bit Arithmetic and Logic Unit Using Subthreshold Source Coupled Logic
Subscribe/Renew Journal
Designing ultralow power circuits with improved speed and power optimization is a challenging job in the design of a microprocessor. The main component of any processor is the ALU design. STSCL works at very low voltages, consumes less power and has promising performance. In this paper, an ultralow power ALU using STSCL technique in 45nm technology at 1V power supply using cadence virtuoso tools is presented.
Keywords
STSCL, ALU, MCML.
User
Subscription
Login to verify subscription
Font Size
Information
![](https://i-scholar.in/public/site/images/abstractview.png)
Abstract Views: 300
![](https://i-scholar.in/public/site/images/pdfview.png)
PDF Views: 3