International Journal of Research in Signal Processing, Computing & Communication System Design

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Design of Ultra Low Power 8 Bit Arithmetic and Logic Unit Using Subthreshold Source Coupled Logic


Affiliations
1 ECE Department, CVR College of Engineering, Hyderabad, Telangana, India
2 ECE Department, Sri Devi Engineering College, Telangana, India
     

   Subscribe/Renew Journal


Designing ultralow power circuits with improved speed and power optimization is a challenging job in the design of a microprocessor. The main component of any processor is the ALU design. STSCL works at very low voltages, consumes less power and has promising performance. In this paper, an ultralow power ALU using STSCL technique in 45nm technology at 1V power supply using cadence virtuoso tools is presented.

Keywords

STSCL, ALU, MCML.
User
Subscription Login to verify subscription
Notifications
Font Size

Abstract Views: 345

PDF Views: 3




  • Design of Ultra Low Power 8 Bit Arithmetic and Logic Unit Using Subthreshold Source Coupled Logic

Abstract Views: 345  |  PDF Views: 3

Authors

K. A. Jyotsna
ECE Department, CVR College of Engineering, Hyderabad, Telangana, India
P. Saidulu
ECE Department, CVR College of Engineering, Hyderabad, Telangana, India
B. K. Madhavi
ECE Department, Sri Devi Engineering College, Telangana, India

Abstract


Designing ultralow power circuits with improved speed and power optimization is a challenging job in the design of a microprocessor. The main component of any processor is the ALU design. STSCL works at very low voltages, consumes less power and has promising performance. In this paper, an ultralow power ALU using STSCL technique in 45nm technology at 1V power supply using cadence virtuoso tools is presented.

Keywords


STSCL, ALU, MCML.