Open Access Open Access  Restricted Access Subscription Access

Design of Current Mode Interconnect Receiver Subsystem for High Performance Applications


Affiliations
1 Department of Electronics & Communication Engineering, National Institute of Technology, Hamirpur-177 005 HP, India
 

A receiver subsystem for current mode interconnects is presented in the present paper. It is shown that current mode interconnects shows better performance compared to voltage mode interconnect circuits. The current mode interconnect system using proposed receiver subsystem shows about 15% lesser latency and 40% increased throughput. Effect of voltage scaling on power dissipation for current mode (CM) and voltage mode (VM) has been analyzed. Current mode interconnects shows lesser power dissipation compared to voltage mode circuits. Analysis has been carried out using SPICE in 0.18 μm technology.
User
Notifications
Font Size

Abstract Views: 137

PDF Views: 0




  • Design of Current Mode Interconnect Receiver Subsystem for High Performance Applications

Abstract Views: 137  |  PDF Views: 0

Authors

Yash Agrawal
Department of Electronics & Communication Engineering, National Institute of Technology, Hamirpur-177 005 HP, India
Rohit Dhiman
Department of Electronics & Communication Engineering, National Institute of Technology, Hamirpur-177 005 HP, India
Rajeevan Chandel
Department of Electronics & Communication Engineering, National Institute of Technology, Hamirpur-177 005 HP, India

Abstract


A receiver subsystem for current mode interconnects is presented in the present paper. It is shown that current mode interconnects shows better performance compared to voltage mode interconnect circuits. The current mode interconnect system using proposed receiver subsystem shows about 15% lesser latency and 40% increased throughput. Effect of voltage scaling on power dissipation for current mode (CM) and voltage mode (VM) has been analyzed. Current mode interconnects shows lesser power dissipation compared to voltage mode circuits. Analysis has been carried out using SPICE in 0.18 μm technology.