Refine your search
Collections
Co-Authors
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Sharma, Nirmala
- Design of High Performance Digital Fir Filter Using Distributed Arithmetic Algorithm with Residue Number System
Abstract Views :184 |
PDF Views:1
Authors
Affiliations
1 Gurukul Institute of Engineering and Technology, Kota, IN
2 Department of Electronics and Communication Engineering, S.R.M. University Kattankuluthar, IN
3 Maharishi Arvind International Institute of Technology, Kota
4 St. Margaret Engineering College, Neemrana, IN
5 Rajasthan Technical University, Kota, IN
1 Gurukul Institute of Engineering and Technology, Kota, IN
2 Department of Electronics and Communication Engineering, S.R.M. University Kattankuluthar, IN
3 Maharishi Arvind International Institute of Technology, Kota
4 St. Margaret Engineering College, Neemrana, IN
5 Rajasthan Technical University, Kota, IN
Source
Research Journal of Engineering and Technology, Vol 2, No 1 (2011), Pagination: 21-25Abstract
The use of the proposed method in residue to binary conversion in Residue Number System (RNS) and Distributed Arithmetic Algorithm (DAA) in modern telecommunication and multimedia applications is becoming more and more important because it allows interesting advantages in terms of area, power consumption and speed.. This paper presents new method for conversion procedure (residue to binary) based on a {2n -1,2n , 2n+1, 2n + 1+1, 2n - 1 -1} moduli set. Based on the proposed method for conversion in RNS and DAA algorithm, an architecture which efficiently implements the digital fir filter is synthesized using Xilinx Virtex2. Proposed method simplify the computing procedure by maximizing the utilization of the modulo-mi adders and multipliers present in the RNS functional units. For an n-digit RNS number X = (x1, x2, x3, …., xn) the proposed method takes at most n iterations. Each iteration requires one parallel subtractions and 2 multiplications except the first one.Keywords
Residue Arithmetic, Distributed Arithmetic, Fir Filters, High Speed, VLSI.- Short Term Load Forecasting a Case Study of Kota City
Abstract Views :182 |
PDF Views:0
Authors
Affiliations
1 Maharishi Arvind International Institute of Technology, Kota (RAJ), IN
2 Dept. of Electrical Engg., Rajasthan Technical University, Kota (RAJ), IN
3 Govt. Polytechnic, Kota (RAJ), IN
4 St. Margaret Engineering College, Neemrana (RAJ), IN
5 Rajasthan Technical University, Kota (RAJ), IN
1 Maharishi Arvind International Institute of Technology, Kota (RAJ), IN
2 Dept. of Electrical Engg., Rajasthan Technical University, Kota (RAJ), IN
3 Govt. Polytechnic, Kota (RAJ), IN
4 St. Margaret Engineering College, Neemrana (RAJ), IN
5 Rajasthan Technical University, Kota (RAJ), IN