Indian Journal of Engineering & Materials Sciences

Open Access Open Access  Restricted Access Subscription Access

A Low Input Impedance Wide Bandwidth Flipped Voltage Follower Current Mirror


Affiliations
1 ECE Department, Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology (Deemed to be University), Chennai Tamil Nadu 600062, India
 

Current mirror is considered as a fundamental block in the design of analog circuits. For this reason its stable high performance operation has been a key requirement by the IC engineers. A flipped voltage follower based low voltage current mirror with better stability is proposed in this paper. The proposed architecture used super cascode configuration at its output which resulted in boosted output resistance whereas the reduced input resistance is achived through super transistor configuration. Furthermore, an external capacitor is used to suppress the peaking effect observed in the frequency plot. The current mirror showed satisfactory performance with minimal error till 1 milli ampere while the power dissipated ranges in micro watts. The -3db bandwidth found to be around 2.5 giga hertz. The input and output resistances is calculated as 0.407 ohm and 103 mega ohms respectively. The robustness analysis against process and temperature variations is also presented in this paper. The proposed circuit is designed and analyzed using HSpice on 0.18 micrometer mixed-mode twill-well technology with using dual polarity supply of 0.5 volt.

Keywords

Flipped voltage follower, Current mirror, Feedback, Cascade, Resistance.
User
Notifications
Font Size

  • Sridhar R Pandey N Bhattacharyya A & Bhatia V, J Inst Eng, 97 (2016) 147.

  • Khateb F Bay S Dabbous A & Vlassis S, Radioengineering 22 (2013) 415.

  • Srivastava R Gupta O K Kumar A & Singh D, Microelectron J, 102 (2020) 104828.

  • Doreyatim M Akbari M Nazari M & Mahani S, Microelectron J, 90 (2019) 88.

  • B Aggarwal Gupta M & Gupta A K, Microelectron J, 44 (2013) 225.

  • Yadav H & Bansal U, Proceedings of the International Conference on Industrial Electronics Research and Applications, (2021) 1.

  • Gupta M Srivastava R & Singh U, Proceedings of the International Conference on Signal Processing and Integrated Networks, (2014) 565.

  • Raj N Singh A K & Gupta A K, Microelectron J, 45 (2014), 1132.

  • Esparza-Alfaro F Lopez-Martin A J Carvajal R G & Ramirez-Angulo J, Microelectron J, 45 (2014) 1261.

  • Raj N Singh A K & Gupta A K, Electron Lett, 50 (2014) 23.

  • Raj N Singh A K & Gupta A K, J Circuits Syst Signal Process, 35 (2016) 2683-2703.

  • Raj N Singh A K & Gupta A K, Microelectron J, 52 (2016) 124.

  • Aggarwal B, Wireless Pers Commun, 123 (2022) 645.

  • Bastan Y Hamzehil E & Amiri P, Microelectron J, 56 (2016) 163.

  • Safari L & Minaei S, J Circuits Syst Comput, 26 (2017) 175.

  • Doreyatim M S Akbari M & Nazari M, Microelectron J, 90 (2019) 88.

  • Bchir M Aloui I & Hassen N, Integration, 74 (2020) 45-54.

  • Barile G Ferri G Safari L & Stornelli V, IEEE Transactions on Circuits and Systems II: Express Briefs, 67(2020) 405.

  • Raj N, Iran J Electr Electron Eng, 17 (2021) 1.


Abstract Views: 110

PDF Views: 63




  • A Low Input Impedance Wide Bandwidth Flipped Voltage Follower Current Mirror

Abstract Views: 110  |  PDF Views: 63

Authors

Narsaiah Domala
ECE Department, Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology (Deemed to be University), Chennai Tamil Nadu 600062, India
G. Sasikala
ECE Department, Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology (Deemed to be University), Chennai Tamil Nadu 600062, India

Abstract


Current mirror is considered as a fundamental block in the design of analog circuits. For this reason its stable high performance operation has been a key requirement by the IC engineers. A flipped voltage follower based low voltage current mirror with better stability is proposed in this paper. The proposed architecture used super cascode configuration at its output which resulted in boosted output resistance whereas the reduced input resistance is achived through super transistor configuration. Furthermore, an external capacitor is used to suppress the peaking effect observed in the frequency plot. The current mirror showed satisfactory performance with minimal error till 1 milli ampere while the power dissipated ranges in micro watts. The -3db bandwidth found to be around 2.5 giga hertz. The input and output resistances is calculated as 0.407 ohm and 103 mega ohms respectively. The robustness analysis against process and temperature variations is also presented in this paper. The proposed circuit is designed and analyzed using HSpice on 0.18 micrometer mixed-mode twill-well technology with using dual polarity supply of 0.5 volt.

Keywords


Flipped voltage follower, Current mirror, Feedback, Cascade, Resistance.

References