VLSI Implementation of Area-Efficient and Low Power OFDM Transmitter and Receiver

D. Kalaivani^{*} and S. Karthikeyen

VLSI Design, Sathyabama University, Chennai - 600119, Tamil Nadu, India; kalaivanidurai07@gmail.com, karthijoy1@gmail.com

Abstract

Background: This paper consists of an analysis of Fast Fourier Transform (FFT) architectures which are the backbone of any OFDM based wireless networks. **Methods**: By using the FFT concepts we are indeed in developing an efficient architectures for wireless networks which are common in everywhere now-a-days, Our concepts are purely based upon in development we have to test it by using Field Programmable Gate Array (FPGA),we are using Xilinx based Spartan-3e FPGA. **Results**: The concepts are simulated by using Modelsim6.3c and to synthesize by using Xilinx ISE 10.1.

Keywords: FFT, FPGA, OFDM, SDF-SDC

1. Introduction

Orthogonal Frequency Division Multiplexing (OFDM) is one of the FDM techniques in transmitting the data with high data rate between the devices; In particular, many wireless standards (Wi-Max, IEEE802.11a, LTE, and DVB) have adopted the OFDM technology as a mean to increase dramatically future wireless communications OFDM is a particular form of Multi-carrier transmission and is suited for frequency selective channels and high data rates1. This technique transforms a frequency-selective wide-band channel into a group of non-selective narrowband channels, which makes it robust against large delay spreads by preserving orthogonality in the frequency domain²⁻⁷.

OFDM is a multicarrier modulation technique as shown in the Figure 1, in which several carriers are transmitted over the allocated bandwidth to carry the information from source to destination. For this, each carrier may use one of the several available digital modulation techniques like BPSK, QPSK, and QAM.



Figure 1. Orthogonal Frequency Division Multiplexing Modulation.

2. Existing System

The input data stream is split into N parallel low bandwidth modulated data streams. Due to orthogonality of subcarriers they do not interfere with one another. Each subcarrier has a low symbol rate. But the combination of subcarriers carrying the information in parallel allows

*Author for correspondence

for high data rates. Low symbol rate is used to reduce the problem of Inter Symbol Interference (ISI)⁸⁻¹⁰. Before modulation the transmitter stage of an OFDM transceiver takes data, Converts the data and encodes it into a serial stream. The generation of OFDM signal is takes place by using Inverse Fast Fourier Transform (IFFT). Reverse process takes place in receiver stage.

3. Transmitter

The Transmitter block diagram will consists of BPSK Modulation Scheme, Serial to parallel block, IFFT, parallel to serial block and Cyclic Prefix- Figure 2.



Figure 2. Block diagram of Orthogonal Transmitter and receiver.

3.1 BPSK Modulation

The BPSK Modulation scheme is one of the Phase shift keying Technique that can be used for the Modulation, with 1800 phase shift keying is applied.

3.2 Serial to Parallel

The Serial to parallel block contains Technique that converts serial form input data to parallel form outputs, it converts the data serial inputs to parallel outputs that can be works after getting all inputs in the parallel signal.

3.3 IFFT Block

The IFFT Block is converts the Input data from Frequency domain to Time domain outputs.

3.4 Cyclic Prefix

The Cyclic Prefix is block that assigns empty memory space with your input data in the base of 1/N value of the input is to be assigned for cyclic prefix memory.

3.5 Receiver Block

The Receiver block contains Remove cyclic prefix block, serial to parallel block, FFT Block, Parallel to serial block, Demodulation.

3.6 Remove Cyclic Prefix

The Remove cyclic prefix is removes the empty space that created in the transmitter block. The cyclic prefix

Memory is contains noise and errors that can be removed in this block.

3.7 Fast Fourier Transform Block

The Fast Fourier Transform block is performs the input from time to frequency operations. The FFT blocks basically contains different type of radix based FFT architectures as follows,

- Radix-2
- Radix-4
- Mixed- Radix
- Split Radix

In this paper we propose the pipelined implementation of Radix-2 based single delay feedback (R2SDF), Radix-2 single delay commutator (R2SDC), combined architecture is implemented in the receiver architecture of OFDM.

4. Proposed System

The proposed FFT architecture consists of one pre-stage, log2N-1 SDC stages, one post-stage, one SDF stage, and one bit reverser, The pre-stage shuffles the Complex input data to a new sequence that consists of real part followed by the corresponding imaginary part, shown in Table 1.

The corresponding post-stage shuffles back the new sequence to the complex format. The SDC stage t (t = 1, 2, ..., log2N - 1) contains a SDC PE, which can achieve 100% arithmetic resource utilization of both complex adders and complex multipliers. Final, the even data are retrieved in normal order. Thus, the bit reverser requires only N/2 data buffer. The last stage of Single Delay Feedback (SDF)

is identical to the radix-2 Single Delay Feedback (SDF), containing a complex adder and a complex subtractor. By using the modified addressing method12, the data with an even index are written into memory in normal order, and they are then retrieved from memory in bit-reversed order while the ones with an odd index are written in bit-reversed order- Figure 3.



Figure 3. Dataflow graph showing DIT based 8-point FFT.

Normally the Fast Fourier Transform architectures are working based upon the parallel architectures, so FFT's are consume large area and latency, in order to perform low area and latency we are in deed in developing the pruning the FFT's with help of Pipelining Data path, feed forward, feed backward. And some various architectures for reducing the area and delay of the FFT processors, there are various radix-2 based architectures such as R2MDC, R2SDF, R2SDC; these architectures are very useful in making the pipelined operation of FFT's-Figure 4.



Figure 4. Block diagram showing pipelined based radix-2 FFT for 8-point.

The proposed system consists of the architecture that can be have the stage-1, stage-2, stage-3, stage-4, stage-5 all are designed for 64-point FFT architectures, as shown in the Figure 5.



Figure 5. Proposed system block diagram.

The proposed system consists of five stages and the stage-t which is also present in 64-point FFT architecture, All FFT based architectures are Operating based upon the parallel architectures, so we are proposing a Pipelined operation of FFT radix-2 architectures with combination of SDF-SDC architectures in order to achieve higher data rate.

5. Results and Discussion

The Outputs are shown in Figure 6-16.



Figure 6. Output screenshot showing simulation waveform for Radix-2 based FFT.

Messages	
🔶 /fft;8k 🛛 0	
/fft/ist 1	
🔶 /fft/sel 🛛 1	
E-♦ /fft,ba (D4) (70) (D8) (FF)	(Def. 79) (Def. FF) (DS) (D) (LS) (DS) (DS) (DS) (DS) (DS) (DS) (DS) (D
	dels son des son bes son des son den ses den son ten rubers son sen den son ten ten ten son den son ten son ruber son
E-♦ /冊/w0 00000001	
E-♦ /冊/w1 00000001	
E-♦ /冊/w2 00000001	
E-♦ /#t,W3 00000001	
₽-◇ /ft(w4 00000001	
E-♦ /ft(w5 00000001	
E-♦ /ftt/w6 00000001	
E-♦ /fft/w7 00000001	
E-♦ /fft/w8 00000001	
E-♦ /fft/w9 00000001	
E-♦ /fft/w 23 00000001	
E-♦ /fft/w11 00000001	ojioji
B-↓ (fft w12 00000001	
0-0000001	
0-0000001	
0-0000001	
D-\$ /ft;w35 0000001	
D-\$ /ft;w17 0000001	
0000001	
0000001	
0000001	
Nov 1.3 rs	0.5ms 0.5ms 0.7ms 0.8ms 0.9ms 1ms 1.1ms 1.2ms 1.3ms 1.4ms 1.5ms

Figure 7. Output screenshot showing simulation waveform for optimum multiplier based FFT.

	🐮 FPGA Design Summary 🔷	47 OFDM_REC Project Status (02/20/2015 - 13:13:36)					
Source for (replementation) I I I I I I I I I I I I I I I I I I	Desgn Overview Summary Old Popetes Notice Low Of Propeter	Project File: OFON_FEC.so Current State: Paced a			Placed and Routed	Placed and Routed	
		Module Name:	hdm_mc	+ Emers:	No Errors		
		Target Device:	c3s250e-4pq208	• Warrings:	4215 Warrings		
	Traing Constraints	Product Version:	SE 10.1-WebPACK	Routing Results:	Al Sanais Completely Ro.	ded.	
	Prout Report Cock Report Stron and Warnings Synthesis Messages	Design Goal:	Balanced	Timing Constraints:	Al Construints Met		
		Design Strategy:	Wrx Default (unlocked)	Final Timing Score:	© (Timing Report)		
			OFDM_REC Partition	Summary		E	
	Map Nessages	No partition information was found.					
	Tring Messages	Device Utilization Summary					
	Etpen Messages	Logic Utilization	Used	Available	Utilization	Note(s)	
Sourcer Ches (Shapahot Cubrane Project Properties	QuA	Total Number Slice Registers	2.074	4.196	421,		
	Frable Frihanced Caston Summary	Number used as Flip Rops	2,068				
CAENAE X	- D Enable Message Filtering	Number used as Latches	8				
coesses for: oldni_rec - bhv *	Dapley Incremental Messages	Number of 4 input LUTs	539	4,896	112		
Systemize - XST	Provide Leagn Summary Contents	Logic Distribution					
Vev System Report	Show Stras Show Wannings Show Wannings Show Failing Constraints Show Olock Report	Number of occupied Silces	1.053	2.448	435		
Vev Technology Schematic		Number of Sloes containing only related to	pic 1.053	1.053	1071,		
Oheck Syntax		Number of Sloes containing unrelated logic	0	1,053	65		
		Total Number of 4 input LUTs	539	4.1%	112		
E Processes	W David Lawrence - Th Balling and	The second second	P14				
Rumber of warnings: 0 Total time: 2 sets Process "Generate Post-Flace	L Route Static Timing" com	leted successfully					

Figure 8. Output screenshot showing the AREA (slices) and LUT for Radix-2 based FFT.



Figure 9. Output screenshot showing the DELAY for Radix-2 based FFT.

XIIvx - ISE - D.WLSTOD_SOFTWARESUMVITSY	ithesis/Inaisdf.Inaisdf.ise - (Synthesis Report)	
E File Edit View Project Source Process W	indow Help	
□) = 0 0 0 0 0 0 0 0 0 0	1 🖸 🖉 🖓 👷 🖬 🖬 🖬 🖓 🕺 🖓 🖓 🛶 🕢 🖬 🖬 🖉 🖉 🖉 🖉 🖉 🖉 🖉	9 00
The second secon	Theory Reserves (2) Second Processor (2) Constrained Proceedings (2) Constrained Proce	
Wev RTL Schematic	Desimation Clott die Fision Date Fath: a3/dutl/finaldut6/dut0/dut1/fifouut_6 to a3/dut1/finaldut6/dut1/s0_7 Gate Set	
C Processes	T Descri Gurman D Sethesis Recot	,
Started : "Launching Design S		,
		To 1112 Coll. To us Colo
🚳 📜 🖪 🕅	1 🖻 🗷 🗶 👩 🕓 🙆 🜌	 W Q U 102 PM 2/20/2015

Figure 10. Output screenshot showing the FREQUENCY for Radix-2 based FFT.

	T FPGA Design Summary *		finalized Desired Stat	a (02/20/2015 - 12:05:36)		
Sources for: Implementation	Design Overview	Project File: Induid as Current State: Paced and Rout				
	Sunnay	Module Name:	oldm mc	+ Emm:	No Eron	
	OB Propetes	Target Device:	ec 3n250e-4os208	• Warrings:	3454 Warrings	
mitto - Behavioral (mitto vhd)	Tenne Cevel Utilization	Product Version:	ISE 10.1-WebPACK	+ Routing Results:	Al Squais Completely Rou	ted
State of the second	Prout Report	Design Goal:	Balanced	Timing Constraints:	Al Constrants Met	
(i) a1-setal parallel-be (setal para	Cock Report Eron and Warrings Synthesis Messages Translation Messages	Design Strategy:	Wirx Default (unlocked)	Final Timing Score:	0 (Timing Report)	
() Sol-ft -a_f4point (Apoint and Construction of the second secon		No. of Proceedings of the second second	Insid Patition	Summary		
E Gd.£1 - topmodule - topmodule E Ghruidut - prestage - prest	Map Messages Race and Route Messages	No particon promision was round.	Proto Difference			
8 Sindd 1-desconnute	Timing Messages	Louis Differences	Device Unization	Summary	18th of the	Material
1	and and the second second	Total Musher Gire Besisters	110	Paralises 4 Mile	Cenzabon	indee(1)
ourcer 🐚 Files 👩 Snapahot 🚺 Librarie	Project Properties	National and a De Real	11	4077	244	
eret X	- Enable Enhanced Design Summary	Number calls as hip hops	0			
esses for oldn rec -bhv	Display Incremental Messages	Norber des et caures		7 / 000	424	
Casta New Source	Enhanced Design Summary Contents	Tanla Patrick for	"	0.0	14.5	
E Vey Design Summary	- D Show Pattion Data	Logic characteries				
Design Utities	- U Show Errors	number of occupied pices	00	2,440	35.5	
User Constraints	- Show Failing Constraints	number of sides containing any reases in	96 89	1 890	1074	
Synthesize - XST +	Show Clock Report	Number of Sloes containing unveilated by		3 830	15	
•	J	TOTAL NUMBER OF A INDUCTORS	n	4.09	194	
Processes	T Descr Summery					
	Summary".					

Figure 11. Output screenshot showing the AREA (slices) and LUT for optimum multiplier based FFT.

Xinx - 15 - 5//LS/LL_SOFTMARES/anythesis/Invalue/Invalue/Envalue/Envalue/Envalue/Envalue/I	x
E File Edit Wew Project Source Process Window Help	18
D # H # & & & & # # # # # # # # # # # # #	
Norm Norm Specific 0 Market in Specific Market in Specific Market in Specific 0 Market in Specific Market in Specific Market in Specific 0 Market in Specific Market in Specific Market in Specific 0 Market in Specific Market in Specific Market in Specific 0 Market in Specific Market in Specific Market in Specific 0 Market in Specific Market in Specific Market in Specific 0 Market in Specific Market in Specific Market in Specific 0 Market in Specific Market in Specific Market in Specific 0 Market in Specific Market in Specific Market in Specific 0 Market in Specific Market in Specific Market in Specific 0 Market in Specific Market in Specific Market in Specific 0 Market in Specific Market in Specific Market in Specific 0 Market in Specific Market in Specific Market in Specific 0 Market in Specifi	*
Construction Space	
A second se	
Tennes Energy () Syntae Read	* •
	ĥ
💱 📑 🖳 🛝 🖳 🔍 🧶 😜 💟 🔛 💆 💆	

Figure 12. Output screenshot showing the DELAY for optimum multiplier based FFT.



Figure 13. Output screenshot showing the FREQUENCY for optimum multiplier based FFT.



Figure 14. Comparison chart showing OFDM with Radix-2 based FFT with OFDM based optimum multiplier and their AREA (slices) and LUT.



Figure 15. Comparison chart showing OFDM with Radix-2 based FFT with OFDM based optimum multiplier and their Frequency.



Figure 16. Comparison chart showing OFDM with Radix-2 based FFT with OFDM based optimum multiplier and their Delay.

Table 1. Comparison table showing OFDM with Radix-2 based FFT with OFDMbased optimum multiplier

	AREA (Occupied Slices)	LUT	Delay (ns)	Frequency (MHz)	Power (W)
OFDM_REC	1053	539	4.014 ns	248.128	2.772
OFDM_SDF	890	797	7.340 ns	68.120	0.295

6. Performance Analysis

The results shows that the pipelined implementation of this architecture is having low area, high delay and, less frequency is extracted from the results, the delay is high since the architecture is implemented using pipeline architectures.

7. References

- Cimini LJ. Analysis and simulation of a digital mobile channel using orthogonal frequency division multiplexing. IEEE Trans Commun. 1985; 665–75.
- Lin YW, Liu HY, Lee CY. A 1 -GS/s FFT/IFFT processor for UWB applications. IEEE J Sol-State Circ. 2005; 40(8):1726– 35.
- Cheng C, Parhi KK. High throughput VLSI architecture for FFT computation. IEEE Trans. Circuits Syst II, Exp Briefs. 2007 Oct; 54(10):339–44.
- 4. Tang SN, Tsai JW, Chang TY. A 2.4-GS/s FFT Processor for

OFDM-Based WPAN Applications. IEEE Trans Circuits Syst II, Exp Briefs. 2010 Jun; 57(6):451–5.

- 5. Jung Y, Yoon H, Kim J. New efficient FFT algorithm and pipeline implementation results for OFDM/DMT applications. IEEE Trans Consum Electron. 2005; 49:14–20.
- 6. Karthikeyan S, Shanmugapriya S, Jayashri S. Sub-head Transmission of heterogeneous data by cloned agent to android mobile. Research Journal of Applied Sciences, Engineering and Technology. 2014; (1):24–34.
- ShinM, Lee H. A high-speed, four-parallel radix- 24 FFT processor for UWB applications. Proceeding of IEEE ISCAS; 2008. p. 960–3.
- McClellan JH, Purdy RJ. Applications of digital signal processing to radar. Applications of Digital Signal Processing; Englewood Cliffs, NJ: Prentice-Hall; 1978.
- 9. Rabiner LR, Gold B. Theory and Application of Digital Signal Processing. Prentice-Hall, Inc., USA; 1975. p. 604–9.
- Wold EH, Despain AM. Pipeline and parallel-pipeline FFT processors for VLSI implementation. IEEE Trans Comput. 1984; 33(5):414–26.