

Digital Infinite Impulse Response Filter with Floating Point Multiply Accumulate Circuit using Pipelining

S. Varthini and R. Muthaiah

¹PG Scholar, School of Computing, SASTRA University, Thanjavur – 613401, Tamil Nadu, India; varthinimtech@gmail.com, sjamuthaiah@core.sastra.edu

Abstract

A competent architecture for IIR filter is designed. It is configured and folded, which will be used in the real time applications like loud speaker and equalization of digital signal processing. A basic feature of digital signal processing is filtering. Filtering is a choosy system which passes an assured choice of frequency and attenuating the others frequency. Digital filtering is a prevailing sector of DSP allied works. A system of digital filter performs mathematical operations on a sampled or discrete time variant signal to contract or improve certain aspects of that signal. The configurable folded IIR filter for sixth order is designed using three series of second order IIR filter. This IIR filter architecture is used to carry out three second order or a one sixth order. It can be also used to execute one fourth order and one second order in parallel according to the requirement where, each second order IIR filter is designed using multiply accumulate circuit which as floating point. Here pipelining of IIR filter for second order is proposed to increase the throughput by reducing the critical path delay. The proposed sixth order IIR filter using three second order IIR filter with pipelining achieves 39.7% of increased throughput and it operates at high frequency of 85.068MHz compared with conventional MAC based architecture.

Keywords: IIR Filter, Multiply Accumulate Circuit (MAC), Pipeline

1. Introduction

In digital signal processing the filter circuits are widely used for many applications. The main purpose of this filter is to remove undesirable part of the signal, that is floating point series. IIR filter has been more effectual compare to FIR filter due to feedback system.




Figure 1. Design of IIR filter for second order.

The digital Infinite Impulse Response (IIR) filter¹ represented as Figure 1. Here input and output signal

sequences are $x(n)$ and $y(n)$. IIR filter design for second order is detailed in ². The operation of multimode filtering is described in ³, here the cascaded second order FIR filter is applied to change the filter order depending on the constraint. Multiplier next to accumulator is used to design each second order FIR filter. The performance of the circuit is measured by using the parameters like Critical path delay, Power and Area. By providing appropriate optimization in these parameters, the performance of the circuit will be increased. The configurable design of IIR filter for sixth order is designed using three series of IIR filter which is second order, where each IIR filter for second order is designed by Multiply-Accumulate-unit (MAC)⁴ which is floating point. Arithmetic and multiplier concept are detailed in ^{5,6}. The use of this filter is to execute single sixth order or three second order. It can also be used to perform one fourth order and one second order in parallel. This architecture for filter gives improved performance compared with existing design.

*Author for correspondence

2. IIR Filter Design

IIR filter design uses a floating point as values. This filter design integrates two things. First thing is the design of IIR filter for second order using modified multiply-accumulate-circuit, here addition is performed using present multiplication so the depth of modified multiply-accumulate-circuit is reduced compared with conventional MAC design. Figure 2(a) shown is the design of usual multiply-accumulate-circuit.




Figure 2. Multiply- accumulate- circuit (a) usual b) modified.

Here separate adder is used for adding the result of present multiplication with previous MAC result and this adder for addition is avoided in modified multiply-accumulate-circuit. Figure 2(b) shows the modified MAC circuit and it is called as multiplier-cum-accumulator. The Second thing is IIR filter performs the multimode operation it follows the series of second order IIR filter.

3. Multiply-Accumulate-Circuit (MAC)

Multiplier cum accumulator using floating point contains the sections of Mantissa alignment, Normalization and Multiplication-cum-accumulation. In floating point multiply-cum-accumulation operation the $[As, Ae, A]$ is first input operand likewise $[Bs, Be, B]$ is second input operand and the $[Ps, Pe, P]$ is denoted as result of prior MAC. Here, As, Bs, Ps are denoted as sign bits respectively Ae, Be, Pe denoted as exponent bits and A, B, P are the normalized mantissas. The operation performed based on the select line when $sel=0$ then complete design is used to perform multiplication operation which is floating point. If $sel=1$ it performs MAC operation. The two nbit input numbers are multiplied and resulting value will be $2n$ or $2n-1$ bit large. The multiplication result of most signifi-

cant bit is $Ri[msb]$ and the result of least significant bit is $Ri[lsb]$. In the same way most significant bit and least significant bit of preceding MAC result will be $Ri-1[msb]$ and $Ri-1[lsb]$. In floating point MAC Operation $Ri[msb]$ and $Ri[lsb]$ will be aligned. Floating point MAC design is detailed in [7]. Where the mantissas are $Ri, Ri-1$, here the least significant bit is 0 and most significant bit is 47 or 46. In modified floating point multiply-accumulate-circuit the partial invention of current multiplication is added with the mantissa of preceding MAC result. The most significant bit of mantissa of preceding MAC result is align with result of msb bit of the current multiplication which is not attained. So the mantissa of P and B are single place shifted right $(\{0,P\}, \{0,B\})$ the corresponding exponent value will not change and the prevision of most significant bit of multiplication result is avoided. In following step, the result of unbiased exponent value of preceding MAC is related with the sum of balanced exponent. When $(Ae + Be) > Pe$, by using barrel shifter the mantissa of P is shifted right upto $(Ae + Be) - Pe$ time using rounding process. Similarly, if $(Ae + Be)$ is less than Pe , mantissa of A is shifted right upto $Pe - (Ae + Be)$. Hence pe will be equal to $(Ae + Be)$. The msb of current multiplication product of aligned $A \times B$ is equal to msb of P . Here three more bits for rounding process are (Guard bit (G), Sticky bit (S) and Round off bit (R)) are used right to the most significant bit of the mantissa. Then Wallace tree multiplier is used for multiplication of A and B , where the partial products values are added with P . After that, Normalization is processed in last step of floating point MAC.

4. IIR Filter Design Using Modified MAC

Design of IIR Filter for modified second order is shown in Figure 3.

Here the filter coefficients are b_0, b_1, b_2 and a_1, a_2 . Here $y(n)$ denoted as output. $x(n)$ is denoted as input signal sample value. The multiplexer used to select the filter coefficients and value of inputs, outputs for every clock cycle. Equation of IIR filter for second order is shown in (1)

$$Y(n) = a_1 y(n-1) + a_2 y(n-2) + b_0 x(n) + b_1 x(n-1) + b_2 x(n-2) \quad (1)$$

Design of IIR filter for configurable sixth order is shown in Figure 4. Here three 2-quad IIR filters are cascaded to achieve the IIR filter operations of three second

order or one sixth order. It can also be used to perform one fourth order and single second order. Figure 4 shows the mode of operation in IIR filter is performed by using the select line of the multiplexer. The IIR filter for sixth order is denoted as $Y(n) = a_1 y(n-1) + a_2 y(n-2) + a_3 y(n-3) + a_4 y(n-4) + a_5 y(n-5) + a_6 y(n-6) + b_0 x(n) + b_1 x(n-1) + b_2 x(n-2) + b_3 x(n-3) + b_4 x(n-4) + b_5 x(n-5) + b_6 x(n-6)$. Here the expressions $a_1 y(n-1)$, $a_2 y(n-2)$, $b_0 x(n)$, $b_1 x(n-1)$, $b_2 x(n-2)$ are establish by 2-quad F1. The terms $a_3 y(n-3)$, $a_4 y(n-4)$, $b_3 y(n-3)$ and $b_4 y(n-4)$ will find by 2-quad F2. In the same way $a_5 y(n-5)$, $a_6 y(n-6)$, $b_5 y(n-5)$ and $b_6 y(n-6)$ be taken from two quad F3. For IIR filter of sixth order, $y(3) = a_1 y(2) + a_2 y(1) + a_3 y(0) + b_0 x(3) + b_1 x(2) + b_2 x(1) + b_3 x(0)$. At clock cycle 2,5 and 10 the terms $y(2)$, $y(1)$ and $y(0)$ be established from 2-quad F1. then at the clock cycle 11,12 and 13,14, 15 the expressions $b_0 x(3)$, $b_0 x(3) + b_1 x(2)$, $b_0 x(3) + b_1 x(2) + b_2 x(1) + a_1 y(2) + a_2 y(1)$ are establish from 2-quad F1. In parallel at clock cycle 11 and 12. 2-quad F2 contain the terms $b_3 x(0)$ and $b_3 x(0) + a_3 y(0)$. By making $se_{22} = 6$ the value of $b_3 x(0) + a_3 y(0)$ is maintained in 2-quad F2 at clock cycle 13,14 and 15.




Figure 3. Design of IIR filter for modified second order.

Figure 5 shows the 2-quad IIR filter for sixth order design. $se_2=5$ and $se_{22}=5$, $s_7=1$ the expressions from 2-quad F1 $b_0 x(3) + b_1 x(2) + b_2 x(1) + a_1 y(2) + a_2 y(1)$ is add with $b_3 x(0) + a_3 y(0)$. Now 2-quad F2 produce a result of $y(3)$ at clock cycle 16. likewise all the output values are get from IIR filter for sixth order.







Figure 4. Design of IIR filter for configurable sixth order.



(a)



(b)



(c)

Figure 5. 2-quad IIR filter for sixth order design (a) 2-quad IIR filter (F1), (b) 2-quad IIR filter (F2), (c) 2-quad IIR filter (F3).

5. Pipelining

Pipelining concept in IIR filter is used to reduce the critical path in to small stages by adding register along the path, it may increase the sample speed or reduce the power consumption. Here eight tap second order IIR filter is pipelined so eight stages are used for pipelining to achieve the smaller critical path delay. Result of this will increase the operating frequency so the throughput of the filter is increased. Pipelining method for critical path reduction, it can be oppressed to either increase the sample speed or to reduce power consumption.

6. Results and Discussion

Configurable IIR filter for sixth order designed by three series of IIR filter, which is second order. Here pipelining is used to design IIR filter for second order. This method is used to reduce the critical path by placing latches along the critical path. So the total critical path delay is reduced and it achieves the high throughput. Simulation results shows the output of IIR filter for second order and fourth order as well as sixth order. Here Figure 6 shows the result of second order IIR filter without pipelining. Similarly, Figure 7 shows the result of second order IIR filter with pipelining and result of fourth order IIR filter is shown in Figure 8. Figure 9 shows the result of sixth order IIR filter. Table 1 gives the details about throughput and frequency value for proposed work.




Figure 6. Result of second order IIR filter without pipelining.

Table 1. Tabulation of proposed work

Throughput	Timing (Max Frequency)
205 MBps (without pipelining)	63.037MHz
340.2MBps (with pipelining)	85.068MHz




Figure 7. Result of second order IIR filter with pipelining.




Figure 8. IIR filter for fourth order.




Figure 9. IIR filter for sixth order.

6. Conclusion

This paper proposes a pipelining concept in configurable folded IIR filter design to achieve high throughput. The design of IIR filter for sixth order with pipelining is used to carry out three second order or a one sixth order. It can also perform one fourth order and single second order in parallel. The proposed configurable design of IIR filter for second order using pipelining achieves high throughput of 205 MBps by reducing the critical path delay.

7. References

- Xiao F. Fast design of IIR digital filters with a general Chebyshev characteristic. IEEE Transactions on Circuits and Systems-II: Express Briefs. 2014 Dec; 61(12):962–6.

2. McGovern BP, Woods RF, McAllister C. Optimised multiply/ accumulate architecture for very high throughput rate digital filters. *IET Electronic Letters*. 1995 Jul; 31(14):1135–6.
3. Xu C, Wang C-Y, Parhi KK. Order-configurable programmable power-efficient FIR filters. *IEEE International Conference on High Performance Computing*; 1996 Dec. p. 357–61.
4. Basiri MMA, Mahammad SKN. An efficient hardware based MAC design in digital filters with complex numbers. *IEEE International Conference on Signal Processing and Integrated Networks (SPIN)*; 2014 Feb. p. 475–80.
5. Yazhini M, Ramesh R. FIR Filter implementation using modified distributed arithmetic architecture. *Indian Journal of Science and Technology*. 2013 May; 6(5):1–7.
6. Kumar CU, Rabi BJ. Design and implementation of modified Russian peasant multiplier using MSQRTCSLA based Fir filter. *Indian Journal of Science and Technology*. 2016 Feb; 9(7):1–6. DOI: 10.17485/ijst/2016/v9i7/82311.
7. Basiri MA, Mahammad SKN. An efficient hardware based higher radix floating point MAC design. *ACM Transactions On Design Automation of Electronic Systems (TODAES)*. 2014 Nov; 20(1).