# Modified Architecture for Binary Array Multiplier with Reduced Delay using Tristate Buffers

#### S. Subathradevi<sup>1\*</sup> and C. Vennila<sup>2</sup>

 <sup>1</sup>A. P. Department of ECE, Anna University, BIT Campus, Tiruchirappalli – 600025, Tamil Nadu, India; saminathan.sruthi@gmail.com
<sup>2</sup>Department of ECE, Saranathan College of Engineering, Tiruchirappalli – 620012, Tamil Nadu, India; vennila.nitt@gmail.com

#### Abstract

In VLSI design of system configuration, among the three important parameters of speed, area and power, the speed is purely determined by the delay of the design. In the delay of the design the design delay is contributed by gate delay and routing i.e. path delay. Nowadays in the design, the path or routing delay dominates more towards the design delay compare to the earlier days where gate delay dominates more towards the design delay. Because of scaling in the design, it is essential to concentrate more towards routing delay of the design to get the optimized delay or desired speed of the design with the reduced area. In this work, by studying different architectures constructed with different basic module for binary array multiplier contributes towards the routing delay which can be realized to result in reduced delay.

Keywords: Architecture, Binary Array Multiplier, Path Delay, Routing Delay, VLSI

#### 1. Introduction

For any system design, the arithmetic units are much important to make it as a successful design. Arithmetic units like adders took much important part to play a role since subtraction and multiplication are all computed by computation of addition only. For any design there is a need to use arithmetic circuits. Without those circuits none other designs can be made. By concentrating delay minimization in arithmetic circuits surely that leads to make impact in minimizing the delay in all the design. So, if the speed is achieved by minimizing the delay in the architecture of the adder and multiplier surely it leads to better performance in the speed of the design in the system. So, various multiplier architectures were surveyed, realized and their delay was compared in various literature.

This paper is organized as follows. Section - 1 says about the introduction. Section - 2 deals about Binary

Array Multiplier. Section - 3 deals with Literature Survey with Existing Architecture. Section - 4 says about the proposed Architecture. Section - 5 deals with experimental results with conclusion of the work completed Section - 6 brief about the future work.

#### 2. Binary Array Multiplier Architecture

A combinational multiplier was a good example of how simple logic functions (gates, half adders and full adders) can be combined to construct a much more complex function. In particular, it is possible to construct a 4x4 combinational multiplier from an array of AND gates, half-adders and full-adders, as a hierarchical design it has got extended to a more complex circuit. The purpose of this work was to introduce how relatively a complex arithmetic functions like binary array multiplication can be implemented using simple logic building blocks i.e. using sub-block. It was very useful and interesting while considering how a binary array multiplication can be performed. Figure 1 describes the structure of binary multiplication of two four bit integer values<sup>24</sup>.



Figure 1. Four bit binary array multiplier architecture.

In this work the following sub modules are used to realize binary array multiplier. The multiplier architecture with different sub modules is constructed and comparison was done with implemented architecture.

- Multiplier Architecture with basic gates.
- Multiplier Architecture with NAND only gates.
- Multiplier Architecture with Half and Full Adders.
- Multiplier Architecture with multiplexers.
- Multiplier Architecture with tri-state buffers.

In order to achieve the high speed and low power demand in the design of ICs for DSP applications, parallel array multipliers are widely used. For these applications, most of the power is consumed by the multipliers only. Hence low power multipliers must be designed in order to reduce the power dissipation in DSP applications. IO path delay specifies the cell delay. Interconnect delay specifies the point to point delay. The two basic functions of array multiplier, partial product generation and summation are



Figure 2. Partial products and interconnect path length.

combined. For unsigned NXN multiplication,  $N^2+N-1$  cells are connected to produce a multiplier, where  $N^2$  AND gate for partial product generation, a full adder for summing and N-1 cells containing a full adder<sup>25</sup>.

For unsigned 4X4 multiplication, 19 cells are connected to produce a multiplier, where 16 AND gate for partial product generation is shown in Figure 2.

### 3. Literature Survey

The architecture of the multiplier plays a vital role in the design of any digital system. Novelty in its architecture towards the delay minimization is much important. In the paper<sup>1</sup>, the critical path delay between input and output was minimized by properly doing the vertical and horizontal slicing between the input nodes and output nodes. In the paper<sup>2</sup>, the node to node (every input node to every output node) delay was examined and it was reduced by proper interconnection between the array elements with the neighborhood row in the four bit systolic array multiplier architecture. In the paper<sup>3</sup> the array generates N lower product bits directly and uses a carry-propagate adder, in this case a ripple carry adder, to form the upper N bits of the product. Replacing full adder with half adders, possibly reduces the complexity to N<sup>2</sup> AND gates, N half adders and N (N-2) full adders. The worst case delay is (2N-2)  $X\Delta_c$  where  $\Delta_c$  is the adder delay.

## 4. Proposed Architecture

The work proposes architecture for binary array multiplier using tri-state buffers. This architecture results in following advantages such as reduced interconnect delay, reduced size, reduced development time and quick prototyping, flexibility, also it can quickly adapt to different architecture.

Figure 3 and Figure 4 illustrate the sub modules used in the proposed architecture. As the outcome from the



Figure 3. Full adder as sub module in the architecture.

carried out modified architecture by reviewing various existing high speed multipliers, the improved speed (lesser delay) was achieved.



Figure 4. Half adder implementation using MUX.

Shannon's decomposition theorem is used to implement all the gates by using multiplexers<sup>23</sup>.



Figure 5. NOR only circuit for XOR implementation.



Figure 6. NAND only circuit for XOR implementation.



Figure 7. Tri-state buffer with active high and low control.

Tri-state buffer/inverter is such a good device for many devices to communicate with one another is on bus interconnected architecture. And that a bus should only have one device writing to it, although it can have many devices reading from it. Since many devices always produce output (such as registers) and these devices are hooked to a bus, we need a way to control what gets on to the bus and doesn't.

# 5. Results and Conclusion

In the proposed work an improved architecture for the design of binary array multiplier with tristate buffers was arrived and implemented on VLSI by using the target device as Spartan-3E which provided an optimized combinational path delay for the design of architecture.

Table describes the results for multiplication architecture with various sub modules. Even though various submodules are used in the construction of architecture of binary array multiplier using tri-state inverter provides



Figure 8. Results comparison.

Result Table (for 16 bits)

Schemes	No. of LEs	Freq. X10 <sup>-6</sup>	Power(Watts)
Multiplier architecture with basic gates	292 slices 508 LUT	15.588	0.081
Multiplier architecture with NAND only gates	293 slices 510 LUT	15.653	0.081
Multiplier architecture with Half adder & full adder gates	293 slices 510 LUT	15.635	0.081
Multiplier architecture with decoder	290 slices 504 LUT	15.963	0.081
Multiplier architecture with multiplexers	293 slices 510 LUT	15.635	0.081
Multiplier architecture with tristate inverters	381 slices 714 LUT	14.891	0.081

Figure 9. Result table (for 16 bits).

B Kim (H.53d) - [Default.wcfg]								
👿 Pře Edit Wew Simulation Window Layout Help								
🗋 🌶 🔒 🖏 🗄	X 🗅 🗅 X 🔇 🕷	(al	ANITO	동리고 / 2017 / 2017 월 14월 1 전식 월 1 (1000 년 11)				
Source Fil 🕶 🗖 🗗 🗙	Objects 🛛 🖶 🛪	p			219.520 rs			
8	Simulation Objects for	ß						
binarympythietybwo.v	14 14 14 ×	8	Name	Value 217 ns 218 ns 218 ns 218 ns	220 rs 221 rs			
binarympythirtytwotest.	Chiert Name		<b>p</b> [63:0]	e035001e030001c031c031c031c031c031c031c031c031c0	000000000000000000000000000000000000000			
gbl.v b t p[63.0]	-	a[31:0]	000000000000000000000000000000000000000	.0 000000000000000000000000000000000000				
	A31-0]	0	🕨 💐 p(3110]	000000000000000000000000000000000000000	00000100010111			
	b 20 b(31:0)	0						
	y	÷						

Figure 10. Simulation Result (for 16 bits).

a 5% less delay compared to other sub-module architecture. Binary array Multiplier Architecture with 8, 12, 16, 32 and 64 bits are taken and realized.

By analysis, it was concluded that the reduced path delay was obtained for architecture with tri-state buffers. Due to reduced delay this architecture will find applications in high speed system design like system on-chip and Network on chip.

# 6. Future Work

Although this work is focused towards the minimization path delay in the architecture, the same can be achieved by implementing the design using some other sub module like mirror adder which may also be controlled by routing algorithm.

# 7. References

- 1. Vojin G, Oklobdzija, Villeger D, Liu SS. A method for speed optimized partial product reduction and generation of fast parallel Multipliers using an Algorithmic approach. IEEE Transactions on Computers. 1996 Mar; 45(3).
- Bairu K, Saptalakar, Kale D, Rachannavar M, Pavankumar MK. Design and implementation of VLSI systolic array multiplier for DSP applications. International Journal of Scientific Engineering and Technology. 2013 Apr; 2(3):156–9.3.
- Vasudev G, Hegadi R. Design and development of 8-bits fast multiplier for low power applications – IACSIT. International Journal of Engineering and Technology. 2012 Dec; 4(6).
- 4. Vaidya S, Dandekar D. Delay-power performance comparison of multipliers in VLSI circuit design. International Journal of Computer Networks and Communications (IJCNC). 2010 Jul; 2(4).
- 5. Singh S, Sharma T, Sharma KG,Singh. Array multiplier using pMOS based 3T XOR cell. Innovative Systems Design and Engineering. 2012; 3(5).
- Pieper LZ, da Coasta EAC, de Almeida SJK. Efficient dedicated multiplication blocks for 2's complement Radix-2m array multipliers. Journal of Computers. 2010 Oct; 5(10).
- Harika K, Swetha BV, Renuka B, Rao DL, Sridhar S. Analysis of different multiplication algorithms and FPGA implementation. IOSR Journal of VLSI and Signal Processing (IOSR-JVSP). 2014 Mar-Apr; 4(2): 29-35.
- 8. Verma P, Mehta KK. Implementation of an efficient multiplier based on vedic mathematics using EDA tool.

International Journal of Engineering and Advanced Technology (IJEAT). 2012 Jun; 1(5).

- Dilli Kumar B, Bharathi M. A High speed and efficient design for binary number squaring using DWANDWA yoga. International Journal of Advanced Research in Computer Engineering and Technology. 2012 Jun; 1(4).
- 10. Addanki PR. Implementation of Dadda and Array multiplier architectures using tanner tool. International Journal of Computer Science and Engineering Technology (IJC-SET). 2(2).
- 11. Garg R, Nehra S, Singh BP. Array multiplier using XNOR-XOR cell. International Journal of Engineering Science and Technology (IJEST). 2013 Apr; 5(4).
- Dhanabal R, Bharathi V, Anand N, Joseph G, Oommen SS, Sahoo SK. Comparison of existing multipliers and proposal of a new design for optimized performance. International Journal of Engineering and Technology (IJET). 2013 Apr-May; 5(2).
- 13. Choubey R, Arif M. Low power and area optimized using modified booth algorithm Radix-2 and Radix-4.International Journal of Emerging Technology and Advanced Engineering. 2014 Apr; 4(4).
- Bhardwaj P, Singh M. An improved design of a fault tolerant reversible binary parallel multiplier. International Journal of Engineering and Technical Research (IJETR). 2014 Sep; 9.
- Kumar SS. A review of different type of multipliers and multiplier-accumulator unit. International Journal of Emerging Trends and Technology in Computer Science (IJETTCS). 2013 Jul-Aug; 2(4).16. Ch. Harish K. Implementation and analysis of power, area and delay of Array, Urdhva, Nikhilam Vedic Multipliers. International Journal of Scientific and Research Publications. 2013 Jan; 3(1).
- 17. Sethi K, Panda R. An Improved squaring circuit for binary numbers. International Journal of Advanced Computer Science and Applications. 2012; 3(2).
- Bathija RK, Meena RS, Sarkar S, Tinjrit RS. Low power high speed 16X16 bit multiplier using Vedic mathematics. International Journal of Computer Applications. 2012 Dec; 59(6).
- Herrfeld A, Hentschke S. Ternary multiplication circuits using 4-input adder cells and carry look-ahead. 29th IEEE International Symposium on Multiple-Valued Logic. 1999.
- 20. Randy, Katz H. Contemporary Logic Design. 1994.
- 21. Charles H. Roth Jr. Fundamentals of Logic Design. 2004.
- 22. Israel Koren. Computer Arithmetic Algorithms. 2002.
- 23. Smith book
- 24. Available from: www.Wikipedia.com