A. Karthikeyan ¹, T. Shankar ¹

Affiliations
1 School of Electronics Engineering, VIT University, Vellore - 632014, Tamil Nadu, IN

Abstract

Objectives: To implement clustering of sensor nodes to improve the lifespan of a Wireless Sensor Networks (WSN). Methods: Proposed procedure Crossbreed Energy Resourceful Layering Protocol (CERLP) uses parameters like lasting energy, sink position and neighboring nodes count to pick the Cluster Head. Since, more parameters are considered for CH selection the energy dissipation is reduced. So, the lifetime is increased for a considerable time. The projected procedure is an energy-aware protocol with unequal clustering. A novel technique called layer supervisor is introduced. The role of the layer supervisor is to gather facts from the group heads and forward it to the sink using a defined routing path. Findings: Investigational outcomes display that the suggested procedure can significantly outperform several existing algorithms with high stability and good energy efficiency. Improvements/Applications: The problems like energy-hole problem and hotspot problem are reduced by using dynamic clustering. Imbalanced grouping practice is used to balance the load among the Cluster Heads.

Keywords

Base Station (BS), Cluster Head (CH), First Node Death (FND), Gathering, Half Node Death (HND), Last Node Death (LND), Mobile Sink (MS), Wireless Sensors Networks (WSN).

Full Text

   

V. Srividhya ¹, T. Shankar ¹, A. Karthikeyan ¹, Pranjay Gupta ¹

Affiliations
1 School of Electronics Engineering, VIT University, Vellore - 632014, Tamil Nadu, IN

Abstract

Objectives: To implement an effective spectrum access technique using cognitive radio technology with distance based clustering and routing algorithm with in wireless sensor networks and test this algorithm with different scenarios by varying position of the base station. Methods: Network region is divided into parts for allocating the spectrum and topology control, by distance based multi hop clustering and routing algorithm which decides cluster forming strategy on the basis of distance from the base station and route the data with less hops. Findings: The simulation shows, the proposed algorithm was able to provide a better Network Life time with the same amount of initial energy. Also, election of cluster heads on the basis of distance has helped in increasing the stability. And, with different efficient distance thresholds deciding single hop and multi hop communication. Application/Improvements: The proposed algorithm increases the scalability of the network, in comparison to the existing algorithms, by an average of 29%, when the base station is kept at the corner and, by 42.5%, when it is kept away from the corner.

Keywords

Cognitive Radio, Clustering, Energy efficient, Routing, Stability, Wireless Sensor Network (WSN).

Full Text

   

A. Karthikeyan ¹, T. Shankar ¹

Affiliations
1 School of Electronics Engineering, VIT University, Vellore, IN

Abstract

Background/Objectives: Energy efficiency and optimization of battery resources are the most important design standards for the wireless sensor networks. Methods: Using Compressive sensing the number of transmissions of sensor nodes is reduced thereby using the battery resources of the sensor node efficiently. In this paper, a cluster-based hybrid method is proposed using compressive sensing with mobile sink, which collects data periodically along the predefined path and uploads data to its respective relay nodes which further communicates the information to the collection head. The data is transmitted to the nearest rendezvous node in a certain number of rounds depending on the compression ratio; after undergoing compression at individual cluster heads. The main reason for the extended lifetime of this network is the reduction in the number of transmissions and the reduced transmission range of nodes. Findings: Investigation a lout comes display that the proposed algorithm can considerably out class numerous prevailing procedures with high stability and good energy efficiency. Improvements: The stability of the proposed algorithm is increased and holds good even when the area of the region increased with the lowest rate of energy dissipation.

Keywords

Base station (BS), Clustering, Cluster Head (CH), Compressive Sensing (CS), Mobile Sink (MS), Rendezvous Node (RN), Wireless Sensors Networks (WSN).

Full Text

   

S. Nallusamy ¹, A. Karthikeyan ¹

Affiliations
1 Department of Mechanical Engineering, Dr. M G R Educational and Research Institute, Chennai - 600095, Tamil Nadu, IN

Abstract

Objective: In modern manufacturing technology, now a day’s metal matrix composites are being increasingly identified as new wear resistant material. The main purpose of this article is to investigate the wear down and depth of indentation of the composite material of Al-6061 alloy strengthened with silicon carbide particulate and supported with alumina particulate constructed by stir casting method. Method/Analysis: The wear down rate and frictional properties of the composite were learned by using the dry sliding wear test with a pin on disk wear tester. The investigation was carried out with 1750 meters of sliding distance and 1.55m/s of stable sliding velocity over different loads by 10N and 20N for aluminium metal matrix composite. Findings: The testing result indicated that the wear resistance increases when there is increase in the load as well as in the sliding distance. Additionally an effort was made by keeping 7% of Al2O3 constant along with increase in 10, 15 and 20% of SiC. It was observed that, the strengthened aluminium metal matrix in addition of SiC and Al2O3 decreases the range of wear rate. Also found that the coefficient of friction increased by means of raising the load and quantum of reinforcement. Application/Improvements: By using scanning electron microscope the wear surfaces were examined and it was observed that the micro and transverse cracks, mild and severe wear occurred in the composite worn surfaces and wear structure of the composite.

Keywords

Al-6061Alloy, Hardness, Hybrid Composite, Stir Casting, SEM, Wear & Crack.

Full Text

   

A. Karthikeyan ¹, J. Arunarasi ¹, A. Arul Mary ¹

Affiliations
1 Department of Electronics and Communication Engineering, Vel Tech Multitech, Avadi, Chennai – 600062, Tamil Nadu, IN

Abstract

Objective: This paper discusses different ways of power consumption in FPGA and the earlier SRAM based power reduction techniques with its limitations and demonstrates the methodology adapted by the proposed neoteric Memristor based FPGA architecture. The programmable interconnects of Memristor based FPGA architecture uses the newly found circuit element, i.e. Memristor instead of the SRAM based interconnects as in the usual FPGA architecture, resulting in significant reduction of overall power consumption, area, propagation delay which in turn increases the speed of FPGA than the other conventional SRAM based FPGA architecture. Statistical Methods: The study on the various architectures of FPGA aiming at minimizing the power consumption with the application of different techniques is carried out earlier. One such technique is the SRAM power reduction technique which has got its own limitations such as low density, longer routing path, increased propagation delay, increased peak power consumption rate as well as high value of average power consumption. This paper proposes a low area with the help of Memristor in order to such a minimal routing path aiming to reduce the drawbacks as identified in SRAM architecture. Findings: A simulation work has been carried out with the help of HSPICE and the results prove that the peak power consumption, average power consumption, propagation delay are reduced to a larger extent than that of the reported SRAM architecture. Applications/Improvements: Further it is recorded that the Memristor based FPGA architecture suits better for the applications where there is minimal energy requirement on wireless network scenarios.

Keywords

CMOS Technologies, Field-Programmable Gate Arrays (FPGA), Low Power Consumption, Memristor, SRAM, Very Large Scale Integrated Circuits

Full Text