

# Design of Two Stage CMOS Comparator with Improved Accuracy in Terms of Different Parameters

Shruti Suman

Associate Professor, ECE Department, School of Electrical Sciences, K L University, Vijayawada, Andhra Pradesh, India. Email: [shrutisuman23@gmail.com](mailto:shrutisuman23@gmail.com)

**Abstract:** The well developing industry of electronics is insistent to low power and high speed and less area ADCs (analog to digital converters). Comparator is device that is especially employed in ADCs, used for division method, associated for square measure and chiefly liable for delay created and power consumption by an ADC. A low power and high speed comparator is needed to satisfy the longer term demands. The circuit conferred during this paper is designed using 0.35 $\mu$ m CMOS technology with 1.65V bias voltage and 12 $\mu$ A bias current. Cadence virtuoso tool is employed for the designing and simulation for the comparator circuit. The correct analysis of propagation delay, settling time, speed of the comparator is mentioned very well in detail.

**Keywords:** CMOS technology, Propagation delay, Settling time, Speed.

## I. INTRODUCTION

Comparators approximates the distinction between 2 analog signals given as inputs, and assess digital output amplitude supported the polarity of this distinction. Comparators area units are wide employed in deciding circuits, level shifter, oscillators, ADCs etc. [1-7].

The various challenges while comparator design retires, when distinction among the 2 analog inputs signals approaches zero, when some noise on the signal cause change spurious change of the digital output [8-9].

This paper is organized as follows: second section describes comparator features; section three describes the look specification for 2 stage CMOS comparator; section four presents the simulation outcomes and the conclusion is given in section five.

## II. COMPARATOR CHARACTERISTICS

A comparator is basically a circuit that compares 2 associated analog signals and outputs as a binary signal supported on the

comparison (It is an operational amplifier without frequency compensation).

The desired (ideal) and realistic (actual) input output characteristic of a comparator are shown in Fig. 1. It's fascinating that the output (of ideal comparator) makes a spiky transition from Logic '0' to Logic '1', or the other way around, whenever the 2 input fast values cross one another. This means infinite gain analog differential electronic amplifier. However, usually a latch is employed because the deciding unit, which may accomplish a piercing, transition. The rise and fall time is set by the choice creating stage.

The decision creating stage - a latch - changes its state once the trigger input exceeds the switch potential. This provides rise to input offset of the comparator. Additionally addition, the PVT (VLSI industrial development, source voltage and temperature) variations, will produce a random quantity of offset voltage at the input of the differential amplifier. The offset affects the accuracy of comparator result. So as to scale back the result of offset, the input signals are amplified significantly before feeding to the choice creating circuit. Usually, the differential signal once rejecting the common mode element is amplified and fed to the Latch. These are the parameters of comparator at which comparator performance depends [10-12].

- *Speed or Propagation Time Delay:* The amount of the time between difference of voltage at inverting and non-inverting terminal is zero and also the output is fifty percent between initial and final value.
- *Resolving Capability:* The input modification necessary to cause the output to form a transition between its 2 stable states.
- *Input Common Mode Range:* The input voltage varies over the range which the comparator can find equal voltage at inverting and non-inverting terminal.
- *Input Offset Voltage:* The value of output voltage mirrored back to the input once the inverting terminal is physically connected to non-inverting terminal.

The input offset of a comparator is that the input voltage at which its output changes from one logic level to the opposite (neglecting noise). In a perfect comparator, this value would be zero. In a practical comparator, input offset could be caused by device mismatches or could be inherent within the style of the comparator [13].




Fig. 1: Transfer Curve of Comparator Including Offset




Fig. 2: Time Response of Comparator

Fig. 2 depicts the associated response of a comparator in nursing input as time function. There is a delay in time from input excitation and additionally the output response termed as propagation delay of the comparator. The delay in propagation of a comparator sometimes varies to realize the maximum amplitude of the input. A higher input can end up in a lesser delay time. A higher limit at that an extra increase within the input voltage cannot have an effect on the delay [14].

### III. DESIGN SPECIFICATION FOR TWO STAGE CMOS COMPARATOR

The first basic comparator is two-stage CMOS electronic amplifier used as an electrical converter, shown in Fig. 3. The

primary stage is a differential amplifier; the 2<sup>nd</sup> is a CS amplifier [15-16].

Transistors MN0, MN2, MN8, MP0 and MP4 make the differential stage and transistors MN3 and MP2 for the second stage of comparator, transistor MN9 is used for the bias circuit. These are the following specifications for designing the comparator for the channel length  $L=1.4\mu\text{m}$ .

TABLE I: TRANSISTOR ASPECT RATIO

Parameters	Values
$(W/L)_1=(W/L)_2$	2
$(W/L)_3=(W/L)_4$	3
$(W/L)_5=(W/L)_8$	10
$(W/L)_6$	13.85
$(W/L)_7$	39.28




Fig. 3: Schematic of Two Stage CMOS Comparator

### IV. SIMULATION RESULTS

The simulation results of comparator shows that the propagation delay, speed and Settling time remains almost constant with the loss of accuracy. This implies that the loss in accuracy from 1.73% to 25%, leads the variation in the propagation delay from 17.6481ns to 16.1534ns, settling time from 37.3589ns to 23.22ns and speed from 56.66MHz to 61.90MHz for logic high.




Fig. 4: Transient Analysis of Comparator




Fig. 5: DC Analysis of Comparator

Similarly for logic low as the loss in the accuracy vary from 1% to 25% leads the variation in the propagation delay from 156.92ns to 134.85ns, settling time from 156.26ns to 120.19ns and speed from 6.37MHz to 7.41MHz. The comparator parameters: propagation delay, settling time and speed is being calculated using the transient analysis over a period of 1μs as shown in the Fig. 4.

Next is the offset and resolution which are calculated by using DC analysis. For this set inverting terminal (IN1) at reference level of 1.65V and vary non-inverting terminal (IN2) from 0 to 3.3V as shown in Fig. 5.

The resolution of the comparator decides the speed of the ADC. Comparator resolution should be less than the ADC resolution. As fast the input changes the speed of ADC will increases.

Furthermore, the input-output waveform is obtained from the transient analysis.




Fig. 6: Input-Output Waveform of Comparator




Fig. 7: Variation of Comparator Parameters with Respect to Accuracy for Logic Low

Fig. 7 and Fig. 8 shows that the propagation delay, settling time and speed of comparator are almost constant with the variation in accuracy for logic low and logic high. There is a little variation in the comparator parameters as more loss in the accuracy.




Fig. 8: Variation of Comparator Parameters with Respect to Accuracy for High Logic

TABLE II: SIMULATION RESULTS OF COMPARATOR

Parameters	Values
Resolution	0.78mV
Input offset	1 $\mu$ V
Output offset	2.8mV
Gain	86.23dB
Gain-bandwidth product (GBW)	48MHz
3dB frequency	84KHz
Propagation delay (for logic high with the loss of 1.73% accuracy)	17.64ns
Settling time (for logic high with the loss of 1.73% accuracy)	37.35ns
Speed (for logic high with the loss of 1.73% accuracy)	56.66MHz
Propagation delay (for logic low with the loss of 1% accuracy)	156.92ns
Settling time (for logic low with the loss of 1% accuracy)	158.26ns
Speed (for logic low with the loss of 1% accuracy)	6.37MHz

## V. CONCLUSION

In this paper, a two-stage CMOS comparator circuit with their working and simulation results is presented. Table II represents values of various parameters obtained throughout the simulation. It's ended that the 2-stage comparator is superior in terms of many ways which are; lower random offset and power consumption, higher gain and compact space.

## REFERENCES

- [1] P. Allen, and D. Holmberg, *CMOS Analog Circuit Design*, 2<sup>nd</sup> ed., 1998.
- [2] S. Suman, "Design of efficient ring VCO using nano scale double gate MOSFET," *Mody University International Journal of Computing and Engineering Research*, vol. 2, no. 1, pp. 05-10, 2018.
- [3] S. Suman, K. G. Sharma, and P. K. Ghosh, "250 MHz multiphase delay locked loop for low power applications," *International Journal of Electrical and Computer Engineering*, vol. 7, no. 6, pp. 3323-3331, December 2017.
- [4] S. Yellampalli, and A. Srivastava, "A comparator-based I/sub DDQ testing of CMOS analog and mixed-signal integrated circuits," in *48<sup>th</sup> Midwest Symposium on Circuits and Systems, IEEE*, 2005.
- [5] H. Saini, and S. Suman, "Analysis of different single-stage amplifiers," *Mody University International Journal of Computing and Engineering Research*, vol. 1, no. 2, pp. 100-103, 2017.
- [6] S. Suman, and B. P. Singh, "Design of temperature sensor using ring oscillator," *International Journal of Scientific & Engineering Research*, vol. 3, no. 5, pp. 1-7, May 2012.
- [7] S. Suman, K. G. Sharma, and P. K. Ghosh, "Design of PLL using improved performance ring VCO," in *International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT'2016)*, Chennai, India, pp. 3478-3483, March 2016.
- [8] S. Suman, K. G. Sharma, and P. K. Ghosh, *Voltage Controlled Ring Oscillators: Design Prospective and Applications*, LAMBERT Academic Publishing, Germany, January 2018.
- [9] S. Suman, K. G. Sharma, and P. K. Ghosh, "Performance analysis of voltage controlled ring oscillators," in S. Satapathy, Y. Bhatt, A. Joshi, and D. Mishra, (eds.) *Proceedings of the International Congress on Information and Communication Technology, Advances in Intelligent System and Computing*, vol. 439, chapter 4, Springer, pp. 29 - 38, 2016.
- [10] N. Tarun, S. Suman, and P. K. Ghosh, "Design of low voltage improved performance current mirror," *Control Theory and Informatics*, vol. 4, no. 2, pp. 26-38, 2014.
- [11] B. Razavi, *Design of Analog CMOS Integrated Circuits*, 2<sup>nd</sup> ed., Tata Mc-Graw Hill, 2001.
- [12] Jhon, and K. Martin, *Analog Integrated Circuit Design*, Wiley India Pvt. Ltd, 1997.
- [13] R. J. Baker, H. W. Li, and D. E. Boyce, *CMOS Circuit Design, Layout and Simulation*, Series on microelectronic systems, IEEE Press, 2003.
- [14] P. M. Furth, Y.-C. Tsen, V. B. Kulkurni, and T. K. Poriyani, "On the design of low-power CMOS comparators with programmable hysteresis," in *53<sup>rd</sup> IEEE International Midwest Symposium on Circuits and Systems*, IEEE, 2010.
- [15] F. Fiori, "Investigation on the susceptibility of two-stage voltage comparator to EMI," in *8<sup>th</sup> Workshop on Electromagnetic Compatibility of Integrated Circuits*, IEEE, 2011.
- [16] Y. Q. Chen, B. Wang, Y. F. Zhang, Y. F. En, Y. Huang, Y. D. Lu, L. X. Liu, and X. H. Wang, "Design of prognostic circuit for electromigration failure of integrated circuit," in *Proceedings of the 20<sup>th</sup> IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)*, IEEE, 2013.