![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
A Low-Power Improved-Extended True Single Phase Clock Based Multi Modulus 32/33/47/48 Circuit for High-Speed Multiband Dividers
Subscribe/Renew Journal
Multiband dividers are used in frequency synthesizer with variable channel spacing. In this paper low power Multi-Modulus 32/33/47/48 circuit is proposed at 6.5GHz frequency for multiband flexible divider application using 0.18um technology. The new Multi-Modulus 32/33/47/48 circuit consumes power of 0.86/087mW, 1.1/1.2mW in 32/33 and 47/48 modes respectively, when worked at 1.2V supply voltage.
Keywords
D Flip Flop (FF), Dual Modulus Prescaler (DMP), Improved Extended-True-Single Phase-Clock (I-ETSPC), Multi Modulus.
User
Subscription
Login to verify subscription
Font Size
Information
- J. N. Soares, Jr., and W. A. M. Van Noije, “A 1.6-GHz dual modulus prescaler using the extended true-single-phase-clock CMOS circuit technique (E-TSPC),” IEEE Journal of Solid-State Circuits, vol. 34, no. 1, pp. 97-102, January 1999.
- W.-H. Chen, and B. Jung, “High-speed low-power true single-phase clock dual-modulus prescalers,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 58, no. 3, pp. 144-148, March 2011.
- Z. Deng, and A. Niknejad, “The speed-power trade-off in the design of CMOS true-single-phase-clock dividers,” IEEE Journal of Solid-State Circuits, vol. 45, no. 11, pp. 2457-2465, November 2010.
- S. Jia, S. Yan, Y. Wang, and G. Zhang, “Low-power, high-speed dual modulus prescaler based on branch-merged true single-phase clocked scheme,” Electronics Letters, vol. 51, no. 6, pp. 464-465, March 2015.
- X. Ji, X. Xia, Z. Wang, and L. Jin, “A 2.4 GHz fractional-N PLL with a low power true single phase clock prescaler,” IEICE Electronics Express, vol. 14, no. 8, pp. 1-8, 2017.
- W. Jiang, F. Yu, and H. Qinjin, “A low-power high-speed true single-phase clock-based divide-by-2/3 prescaler,” IEICE Electronics Express, vol. 14, no. 1, pp. 1-6, 2017.
- S. Pellerano, S. Levantino, C. Samori, and A. L. Lacaita, “A 13.5 mW 5-GHz frequency synthesizer with dynamic-logic frequency divider,” IEEE Journal of Solid-State Circuits, vol. 39, no. 2, pp. 378-383, February 2004.
- X. P. Yu, M. A. Do, W. M. Lim, K. S. Yeo, and J. G. Ma, “Design and optimization of the extended true single-phase clock-based prescaler,” IEEE Transactions on Microwave Theory and Technology, vol. 54, no. 11, pp. 3828-3835, November 2006.
- M. V. Krishna, M. A. Do, K. S. Yeo, C. C. Boon, and W. M. Lim, “Design and analysis of ultra-low power true single phase clock CMOS 2/3 prescaler,” IEEE Transactions on Circuits and Systems, Part I, Regular Papers, vol. 57, no. 1, pp. 72-82, January 2010.
- U. Nirmal, and V. K. Jain, “A 10 GHz low power, hybrid divide by 8/9 dual modulus prescaler in 180nm CMOS technology,” Journal of Advance Research in Dynamical & Control Systems, vol. 10, no. 3, pp. 782-789, 2018.
- V. K. Manthena, M. A. Do, C. C. Boon, and K. S. Yeo, “A low-power single-phase clock multiband flexible divider,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 2, pp 376-380, February 2012.
- R. Jain, U. Nirmal, and M. Gautam, “Low voltage low power 4/5 dual modulus prescaler in 180nm technology,” 2016 International Conference on Research Advances in Integrated Navigation Systems (RAINS’2016), 6-7 May 2016.
![](https://i-scholar.in/public/site/images/abstractview.png)
Abstract Views: 309
![](https://i-scholar.in/public/site/images/pdfview.png)
PDF Views: 114