![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltext_open_medium.gif)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltext_restricted_medium.gif)
Circuit-Level Model of Dual-Gate Bi-Layer and Multi-Layer Graphene Fet
Subscribe/Renew Journal
This paper presents Circuit level model of a dual gate bilayer and four layers GFET. This model accurately estimates the conductance at the charge neutrality point (CNP). At the CNP, the device has its maximum resistance, (i) Validates the device off-current for a range of Electric field perpendicular to channel (ii) Estimates the amount of bandgap opening created by application of Electric field using the general Schottky equation. (iii) Validates the channel output conductance against varying gate voltage for both a bilayer and four layer graphene channels.
User
Subscription
Login to verify subscription
Font Size
Information
![](https://i-scholar.in/public/site/images/abstractview.png)
Abstract Views: 206
![](https://i-scholar.in/public/site/images/pdfview.png)
PDF Views: 3