Biometrics and Bioinformatics

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Efficient Approach for Delay Analysis in Digital Circuits


Affiliations
1 Department of ECE, Tejaa Shakthi Institute of Technology for Women, Coimbatore, Tamilnadu-641659, India
     

   Subscribe/Renew Journal


In this article, a fully digital system to analysis setup/hold time delays in digital circuits is presented. The digital circuit classified as two types: 1.combinational circuit, 2.sequentialcircuit.The proposed system benefits from easy to modify design, lowpower, smallarea, and simplecircuits. Delay element in digital system is timer. Her delay is propagation and contamination delay and etc. Delay analyzed in Xilinx ISE 10.1 software and ncsim in cadence tool, 

It is implemented in very large scale integration (VLSI).here I am using ISCAS 85/89 benchmark circuits. Analysis and compare the delay in combinational circuit and sequential circuit. The system continuously monitor and analysis any setup/hold time delay in the combinational/sequential data path.


Keywords

Combinational and Sequential Circuits, Hold Time, Setup Time, Timing Analysis, Digital VLSI Circuit.
User
Subscription Login to verify subscription
Notifications
Font Size

  • T. Okumura and M. Hashimoto, “Setup time, hold time and clock-to-Q delay computation under dynamic supply noise,” in Proc. IEEE CICC, Sep. 19–22, 2010, pp. 1–4.

  • M. Hashimoto, J. Yamaguchi, and T. Sato et al., “Timing analysis considering temporal supply voltage fluctuation,” in Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC 2005), Jan. 18–21, 2005, vol. 2, pp. 1098–1101 .

  • Y.-S. Su, W.-K. Hon and C.-C. Yang et al., “Clock skew minimization in multi-voltage mode designs using adjustable delay buffers,” IEEE Trans. Comput.Aided Des. Integer. Circuits Syst., vol. 29, no. 12, pp. 1921–1930, Dec. 2010.

  • C.-C. Kao and K.-C. Lin, “Clock skew minimization with adjustable delay buffers restriction,” in Proc. IEEE Int. Symp. Next-Generation Electron. (ISNE), Feb. 25–26, 2013, pp. 321–324.

  • W.-P. Tu, S.-H. Huang and H.-H. Lu, “PVT-variations-tolerant clock design using self-correcting adjustable delay buffers,” in Proc. 2014 Int. Symp. Next-Generation Electron. (ISNE), May 7–10, 2014, pp. 1–2.

  • K.-H. Lim, D. Joe, and T. Kim, “An optimal allocation algorithm of adjustable delay buffers and practical extensions for clock skew optimization in multiple power mode designs,” IEEE Trans. computer.-Aided Des. Integer. Circuits Syst., vol. 32, no. 3, pp. 392–405, Mar. 2013.

  • K. Chae and S. Mu, “A dynamic timing error prevention technique in pipelines with time borrowing and clock stretching,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 1, pp. 74–83, Jan. 2014.

  • V. S.Melikyan, A.S.Sahakyan, and A. H.Shishmanyan etc.,” Data-clock setup and hold times margins correction method in high speed serial links,” in Proc. Computer. Sci. Inf. Technol. (CSIT), Sep. 23–27, 2013, pp. 1–5.

  • M. Sasaki, N. N. M. Khan, and K. Asada, “A circuit for on-chip skew adjustment with jitter and setup time measurement,” in Proc. IEEE Asian Solid State Circuits Conf. (A-SSCC), Nov. 8–10, 2010, pp. 1–4.


Abstract Views: 234

PDF Views: 2




  • Efficient Approach for Delay Analysis in Digital Circuits

Abstract Views: 234  |  PDF Views: 2

Authors

R. Chitra
Department of ECE, Tejaa Shakthi Institute of Technology for Women, Coimbatore, Tamilnadu-641659, India
A. Ramya
Department of ECE, Tejaa Shakthi Institute of Technology for Women, Coimbatore, Tamilnadu-641659, India
P. Vijayalakshmi
Department of ECE, Tejaa Shakthi Institute of Technology for Women, Coimbatore, Tamilnadu-641659, India
R. Prabakaran
Department of ECE, Tejaa Shakthi Institute of Technology for Women, Coimbatore, Tamilnadu-641659, India
N. J. R. Muniraj
Department of ECE, Tejaa Shakthi Institute of Technology for Women, Coimbatore, Tamilnadu-641659, India

Abstract


In this article, a fully digital system to analysis setup/hold time delays in digital circuits is presented. The digital circuit classified as two types: 1.combinational circuit, 2.sequentialcircuit.The proposed system benefits from easy to modify design, lowpower, smallarea, and simplecircuits. Delay element in digital system is timer. Her delay is propagation and contamination delay and etc. Delay analyzed in Xilinx ISE 10.1 software and ncsim in cadence tool, 

It is implemented in very large scale integration (VLSI).here I am using ISCAS 85/89 benchmark circuits. Analysis and compare the delay in combinational circuit and sequential circuit. The system continuously monitor and analysis any setup/hold time delay in the combinational/sequential data path.


Keywords


Combinational and Sequential Circuits, Hold Time, Setup Time, Timing Analysis, Digital VLSI Circuit.

References