Digital Image Processing

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

VLSI Implementation of Sobel Edge Detection


Affiliations
1 Department of Electronics and Communication Engineering, Sri Eshwar College of Engineering, Coimbatore, TamilNadu, India
     

   Subscribe/Renew Journal


Edge detection is the process of identifying and finding sharp discontinuities in an image. Sobel edge detection algorithm is a gradient-based edge detection method, which finds edges using Horizontal Mask (HM) and Vertical Mask (VM). Sobel edge detection algorithm is selected due to its property of less deterioration in high level of noise. The proposed work uses a modified architecture by replacing 10-bit addition with 8-bit addition using shift operator for reducing the time and architecture complexity of Sobel edge detection algorithm. Additionally, low power adder is used for reducing the power consumption when the value of the operand remains constant. The adder is divided into two parts, i.e., the Most Significant Part (MSP) and the Least Significant Part (LSP). The MSP of the original adder is adjusted to include detection logic circuits. When the MSP is required, the input data of MSP remain unchanged. However, when the MSP is not required, the input data of the MSP become zeros to avoid glitching power consumption. The two operands of the MSP enter the detection-logic unit, except the adder, so that the detection-logic unit can decide whether to turn off the MSP or not. The bottleneck of fixed processor speed affects the image-processing algorithms in software implementation. This has been succeeded in dealing with the advancements in VLSI technology. The proposed work presents the design of edge detection using VHDL language.


Keywords

FPGA, Sobel Operator, Low Power Adder, EDGE Detection.
User
Subscription Login to verify subscription
Notifications
Font Size

  • Muthukrishnan. R and M. Radha Edge detection techniques for image segmentation (2011).

  • Nazma Nausheena, Ayan Seala, Pritee Khannaa, Santanu Halderb., A FPGA based implementation of Sobel edge detection(2017)

  • A. Prashanth, R. Paramesh Waran, Sucheta Khandekar and Sarika Pawar, Low Power High Speed based Various Adder Architectures using SPST(2016)

  • O. R. Vincent, O. Folorunso., A Descriptive Algorithm for Sobel Image Edge Detection(2009)

  • S. D. Brown, R. J. Francis, J. Rose, Z. G. Vranesic, Field-Programmable Gate Arrays, vol. 180, Springer Science & Business Media, 2012.

  • Samta Gupta, Susmita Ghosh Mazumdar., Sobel Edge Detection Algorithm(2013)

  • R. C. Gonzalez, R. E. Woods, S. L. Eddins, Digital image processing using matlab (2004).

  • S. Halder, D. Bhattacharjee, M. Nasipuri, D.K. Basu, A Fast FPGA Based Architecture for Sobel Edge Detection, Progress in VLSI Design and Test, Springer, 2012, pp. 300–306.

  • D. L. Perry, VHDL: Programming by Example, vol. 4, McGraw-Hill, 2002.

  • J. D. Plummer, Silicon VLSI Technology: Fundamentals, Practice, and Modeling, Pearson Education India, 2009.

  • J. C. Russ, The Image Processing Handbook, CRC press, 2015.

  • A. G. Vicente, I.B. Munoz, P.J. Molina, J.L.L. Galilea, Embedded vision modules for tracking and counting people, Instrum. Meas. IEEE Trans. 58 (9) (2009) 3004–3011.


Abstract Views: 261

PDF Views: 0




  • VLSI Implementation of Sobel Edge Detection

Abstract Views: 261  |  PDF Views: 0

Authors

E. Pavithra
Department of Electronics and Communication Engineering, Sri Eshwar College of Engineering, Coimbatore, TamilNadu, India
P. Poonkodi
Department of Electronics and Communication Engineering, Sri Eshwar College of Engineering, Coimbatore, TamilNadu, India
V. Madhumitha
Department of Electronics and Communication Engineering, Sri Eshwar College of Engineering, Coimbatore, TamilNadu, India
D. Meenatchi
Department of Electronics and Communication Engineering, Sri Eshwar College of Engineering, Coimbatore, TamilNadu, India
S. Boopathy
Department of Electronics and Communication Engineering, Sri Eshwar College of Engineering, Coimbatore, TamilNadu, India

Abstract


Edge detection is the process of identifying and finding sharp discontinuities in an image. Sobel edge detection algorithm is a gradient-based edge detection method, which finds edges using Horizontal Mask (HM) and Vertical Mask (VM). Sobel edge detection algorithm is selected due to its property of less deterioration in high level of noise. The proposed work uses a modified architecture by replacing 10-bit addition with 8-bit addition using shift operator for reducing the time and architecture complexity of Sobel edge detection algorithm. Additionally, low power adder is used for reducing the power consumption when the value of the operand remains constant. The adder is divided into two parts, i.e., the Most Significant Part (MSP) and the Least Significant Part (LSP). The MSP of the original adder is adjusted to include detection logic circuits. When the MSP is required, the input data of MSP remain unchanged. However, when the MSP is not required, the input data of the MSP become zeros to avoid glitching power consumption. The two operands of the MSP enter the detection-logic unit, except the adder, so that the detection-logic unit can decide whether to turn off the MSP or not. The bottleneck of fixed processor speed affects the image-processing algorithms in software implementation. This has been succeeded in dealing with the advancements in VLSI technology. The proposed work presents the design of edge detection using VHDL language.


Keywords


FPGA, Sobel Operator, Low Power Adder, EDGE Detection.

References