Digital Signal Processing

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Enhanced LUT for Modified Distributed Arithematic Architecture-FIR Filter


Affiliations
1 Department of Electronics Engineering, Pondicherry University, India
     

   Subscribe/Renew Journal


This paper presents Enhanced LUT for Modified Distributed Arithmetic Architecture for efficient implementation of finite impulse response (FIR) filter. This technique consists of shift registers, Look Up Table (LUT) and accumulator. Based on this technique, multipliers in Fir filter are replaced with LUT. Multiplications are performed using shift operation. Performance analysis of various filter orders with filter coefficients (with Kaiser Window technique) are synthesized using Verilog HDL.

Keywords

Finite Impulse Response (FIR), Distributed Arithmetic, Look Up Table(LUT), Acumulator, Shift Registers, Configurable Logic Blocks (CLBs), Canonic Sign Digit (CSD).
User
Subscription Login to verify subscription
Notifications
Font Size

Abstract Views: 211

PDF Views: 3




  • Enhanced LUT for Modified Distributed Arithematic Architecture-FIR Filter

Abstract Views: 211  |  PDF Views: 3

Authors

N. Vivek
Department of Electronics Engineering, Pondicherry University, India
K. Anusudha
Department of Electronics Engineering, Pondicherry University, India

Abstract


This paper presents Enhanced LUT for Modified Distributed Arithmetic Architecture for efficient implementation of finite impulse response (FIR) filter. This technique consists of shift registers, Look Up Table (LUT) and accumulator. Based on this technique, multipliers in Fir filter are replaced with LUT. Multiplications are performed using shift operation. Performance analysis of various filter orders with filter coefficients (with Kaiser Window technique) are synthesized using Verilog HDL.

Keywords


Finite Impulse Response (FIR), Distributed Arithmetic, Look Up Table(LUT), Acumulator, Shift Registers, Configurable Logic Blocks (CLBs), Canonic Sign Digit (CSD).