![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltext_open_medium.gif)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltext_restricted_medium.gif)
Simulation of Nanoscale Gate Length with Composite Channel In0.7Ga0.3As/InAs/In0.7Ga0.3As HEMT Using Sentaurus TCAD
Subscribe/Renew Journal
The aim of this work is to investigate the nanometer-gate In0.7Ga0.3As/InAs/In0.7Ga0.3 As composite-channel high-electron mobility transistors (HEMTs), which are fabricated using platinum buried gate as the Schottky contact metal, were evaluated for RF and logic application. After gate sinking at 250°C, the device exhibited a high gm value at Vd , the current-gain cutoff frequency fT was increased from 390 to 494 GHz, and the gate-delay time was decreased at supply voltage of 0.6 V. This is the highest fT achieved for nm-gate-length HEMT devices. These superior performances are attributed to the reduction of distance between gate and channel and the reduction of parasitic gate capacitances during the gate-sinking process. Moreover, such superior performances were achieved through a very simple and straightforward fabrication process with optimal epistructure of the device.
User
Subscription
Login to verify subscription
Font Size
Information
![](https://i-scholar.in/public/site/images/abstractview.png)
Abstract Views: 212
![](https://i-scholar.in/public/site/images/pdfview.png)
PDF Views: 3