Programmable Device Circuits and Systems

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Energy Saving Scheme Using Adiabatic Flip-Flops


Affiliations
1 VIT University, Vellore, Tamilnadu, India
2 School of Electronics, Vellore Institute of Technology University, Vellore, Tamilnadu, India
     

   Subscribe/Renew Journal


To reduce energy consumption, adiabatic logic families are used, which utilizes AC voltage supplies to recycle energy of circuits instead of being dissipated as heat, a flip flop is realised using PAL-2N (pass transistor adiabatic logic) logic. Using this sequential circuit is implemented. The energy saving is further attained by including power gating in the circuit. With the help of simulation results, it’s shown that energy loss for this adiabatic sequential circuit with power-gating technique is reduced greatly.
User
Subscription Login to verify subscription
Notifications
Font Size

Abstract Views: 224

PDF Views: 2




  • Energy Saving Scheme Using Adiabatic Flip-Flops

Abstract Views: 224  |  PDF Views: 2

Authors

N. Parthibhan
VIT University, Vellore, Tamilnadu, India
Vishnu K. Nair
VIT University, Vellore, Tamilnadu, India
S. Ravi
School of Electronics, Vellore Institute of Technology University, Vellore, Tamilnadu, India

Abstract


To reduce energy consumption, adiabatic logic families are used, which utilizes AC voltage supplies to recycle energy of circuits instead of being dissipated as heat, a flip flop is realised using PAL-2N (pass transistor adiabatic logic) logic. Using this sequential circuit is implemented. The energy saving is further attained by including power gating in the circuit. With the help of simulation results, it’s shown that energy loss for this adiabatic sequential circuit with power-gating technique is reduced greatly.