![Open Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextgreen.png)
![Restricted Access](https://i-scholar.in/lib/pkp/templates/images/icons/fulltextred.png)
Design and Implementation of Repair-Aware Test Flow for Multi-Memory
A complex SoC typically consists of numerous of memories in today's digital systems. This paper presents a test/repair flow based on memory grouping strategy and a revised distributed BIST structure for complex SoC devices. A gated selecting method is added to the distributed BIST structure. Also, this paper for the first time proposes a robust post repair stage based on BIRA and memory grouping in test flow. Simulation results by mathematical method show that the proposed test flow has achieved a significant increase in yield of memories.
Keywords
Test Flow, Test, BISR, Multi-Memory.
User
Font Size
Information
![](https://i-scholar.in/public/site/images/abstractview.png)
Abstract Views: 209
![](https://i-scholar.in/public/site/images/pdfview.png)
PDF Views: 117