Open Access Open Access  Restricted Access Subscription Access

Dual Edge-Triggered D-Type Flip-Flop with Low Power Consumption


Affiliations
1 Department of Electrical Engineering, National Chung-Hsing University, Taichung, Taiwan, Province of China
 

In this paper, a novel low-power dual edge-triggered (DET) D-type flip-flop is proposed. This design achieves dual edge-triggered with two parallel data paths work in opposite phases of the clock single. Among them, a latch circuit structure employs differential input data signals which deposits very little capacitance on the clock line is accomplished. For fair comparison, four previously reported DET flipflops along with the proposed DETFF (DET flip-flop) are compared in terms of power consumption and power-delay product (PDP), under different data activities and different data rates. Several HSPICE simulation results show that the proposed DETFF is superior in power reduction at different parameters as compared to the existing DETFFs. Hence, the proposed DETFF is well suited for low power applications.

Keywords

Single Edge-Triggered (SET), Dual Edge-Triggered (DET), Flip-Flop, Power Consumption, Power-Delay Product (PDP).
User
Notifications
Font Size


  • Dual Edge-Triggered D-Type Flip-Flop with Low Power Consumption

Abstract Views: 442  |  PDF Views: 176

Authors

Chien-Cheng Yu
Department of Electrical Engineering, National Chung-Hsing University, Taichung, Taiwan, Province of China
Ching-Chith Tsai
Department of Electrical Engineering, National Chung-Hsing University, Taichung, Taiwan, Province of China

Abstract


In this paper, a novel low-power dual edge-triggered (DET) D-type flip-flop is proposed. This design achieves dual edge-triggered with two parallel data paths work in opposite phases of the clock single. Among them, a latch circuit structure employs differential input data signals which deposits very little capacitance on the clock line is accomplished. For fair comparison, four previously reported DET flipflops along with the proposed DETFF (DET flip-flop) are compared in terms of power consumption and power-delay product (PDP), under different data activities and different data rates. Several HSPICE simulation results show that the proposed DETFF is superior in power reduction at different parameters as compared to the existing DETFFs. Hence, the proposed DETFF is well suited for low power applications.

Keywords


Single Edge-Triggered (SET), Dual Edge-Triggered (DET), Flip-Flop, Power Consumption, Power-Delay Product (PDP).

References