International Journal of Emerging Trends in Science & Technology

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Adiabatic Logic Based Power Efficient Multiplexer


Affiliations
1 Department of ECE, M. Kumarasamy College of Engineering, Karur, Tamil Nadu, India
     

   Subscribe/Renew Journal


This paper gives low power answers for VLSI. Power utilization of CMOS is quickly turning into a noteworthy worry in VLSI outline. Through adiabatic method dynamic power utilization in pull up system can be decreased and vitality put away on the heap capacitance can be reused. In this paper distinctive rationale style multiplexes have been dissected and low power 2:1 multiplexer is outlined utilizing positive criticism adiabatic rationale. It has been watched that adiabatic multiplexer devours 53.1% less power than vitality conserved pass-transistor (EEPL) multiplexer. An adiabatic compressor has been planned utilizing PFAL rationale, which has indicated 79% change than ordinary CMOS compressor as far as power. Every one of the reproductions are completed by Microwind 3.1 apparatus.

Keywords

CMOS, VLSI.
User
Subscription Login to verify subscription
Notifications
Font Size

  • H. E. Chang, J. D. Huang, and C. I. Chen “Input selection encoding for low power multiplexer tree,” IEEE Conference on VLSI Design Automation and Test, pp. 1-4, 2007.

  • S. Kim, C. H. Ziesler, and M. C. Papaefthymiou, “Charge-recovery computing on silicon,” IEEE Transactions on Computers, vol. 54, no. 6, pp. 651-659, June 2005.

  • S. M. Kang, and Y. Leblebici, “CMOS digital integrated circuits: Analysis and design,” Tata Mcgraw-Hill, 2003

  • Y. Takahashi, Y. Fukuta, T. Sekine, and M. Yokoyama, “2PADCL: Two Phase drive adiabatic dynamic CMOS logic,” IEEE Conference on Circuits and Systems, pp. 1484-1487, 2006.

  • L. Wang, J. Hu, and H. Li, “Adiabatic tree multipliers using modified booth algorithm,” IEEE Conference on ASIC, pp. 161-164, October 2007.

  • C. H. Chang, J. Gu, and M. Zhang, “Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits,” IEEE Transactions on Circuits and Systems, vol. 51, no. 1, pp. 1985-1997, October 2004.

  • M. Padmaja, and V. N. V. S. Prakash, “Design of a multiplexer in multiple logic styles for low power VLSI,” International Journal of Computer Trends and Technology, vol. 3, no. 3, pp. 467-471, 2012.

  • I. Gupta, N. Arora, and B. P. Singh, “Analysis of several 2:1 multiplexer circuits at 90nm and 45nm technologies,” International Journal of Scientific and Research Publications, vol. 2, no. 2, pp. 1-6, February 2012.

  • I. Gupta, N. Arora, and B. P. Singh, “An efficient design of 2:1 multiplexer and its application in 1-bit full adder cell,” International Journal of Computer Application and Its Application in 1 Bit Full Adder, vol. 40, no. 2, pp. 31-36, February 2012.

  • G. L. Madhumati, M. Madhavilatha, and K. R. Rao, “Power and delay analysis of a 2-to-1 multiplexer im plemented in multiple logic styles for multiplexer-based decoder in flash ADC,” International Journal of Recent Trends in Engineering, vol. 1, no. 4, pp. 29-31, May 2009.

  • R. Zimmermann, and W. Fichtner, “Low-power logic styles: CMOS versus pass-transistor logic,” IEEE Journal of Solid-State Circuits, vol. 32, no. 7, pp. 1079-1090, July 1997.

  • M. Song, G. Rang, S. Kim, and B. Kang, “Design methodology for high speed and low power digital circuits with energy economized pass-transistor logic (EEPL),” IEEE Conference on Solid State and Circuits, pp. 120-123, 1996.

  • N. Tzartzanis, and W. C. Athas, “Clock-powered CMOS: A hybrid adiabatic logic style for energy-efficient computing,” IEEE Conference Circuits and Systems, pp. 137-151, 1999.

  • M. Arsalan, and M. Shams, “Charge-recovery power clock generators for adiabatic logic circuits,” IEEE Conference on Embedded System Designs, pp. 171-174, 2005.

  • V. S. K. Bhaaskaran, “Energy recovery performance of quasi-adiabatic circuits using lower technology nodes,” IEEE Conference on Power Electronics, pp. 1-7, 2011.

  • M. Chanda, P. Sil, R. Mitra, A. Dandapat and H. Rahaman, “Comparative analysis of adiabatic compressor circuits for ultra-low power DSP application,” International Conference on Advances in Recent Technologies in Communication and Computing, pp. 355-359, 2010.

  • N. Weste, and K. Eshraghian, Principles of CMOS VLSI design: A system perspective reading, Pearson Education: Addison-Wesley, 2002.

  • E. Sicard, and S. D. Bendhia, Basic of CMOS Cell design, Tata Mc Graw-Hill, 2005.

  • E. Sicard, and S. D. Bendhia, Advance of CMOS Cell design, Tata Mc Graw-Hill, 2007.


Abstract Views: 341

PDF Views: 0




  • Adiabatic Logic Based Power Efficient Multiplexer

Abstract Views: 341  |  PDF Views: 0

Authors

P. Gomathi
Department of ECE, M. Kumarasamy College of Engineering, Karur, Tamil Nadu, India
P. Kaviya Priya
Department of ECE, M. Kumarasamy College of Engineering, Karur, Tamil Nadu, India

Abstract


This paper gives low power answers for VLSI. Power utilization of CMOS is quickly turning into a noteworthy worry in VLSI outline. Through adiabatic method dynamic power utilization in pull up system can be decreased and vitality put away on the heap capacitance can be reused. In this paper distinctive rationale style multiplexes have been dissected and low power 2:1 multiplexer is outlined utilizing positive criticism adiabatic rationale. It has been watched that adiabatic multiplexer devours 53.1% less power than vitality conserved pass-transistor (EEPL) multiplexer. An adiabatic compressor has been planned utilizing PFAL rationale, which has indicated 79% change than ordinary CMOS compressor as far as power. Every one of the reproductions are completed by Microwind 3.1 apparatus.

Keywords


CMOS, VLSI.

References