ICTACT Journal on Microelectronics

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Design of Adiabatic Logic Based Comparator for Low Power and High Speed Applications


Affiliations
1 Department of Electronics and Communication Engineering, National Engineering College, Kovilpatti, India
2 Department of Electronics and Communication Engineering, Dr. Sivanthi Aditanar College of Engineering, India
     

   Subscribe/Renew Journal


This paper presents a novel modified comparator based on the combination of 2N-2N2P adiabatic logic and two phase adiabatic static clocked logic (2N-2N2P and 2PASCL), combination of efficient charge recovery adiabatic logic and two phase adiabatic static clocked logic (ECRL and 2PASCL). This new structure computes a decision making signal faster than the existing methods. The introduced logic based comparator demonstrates that the usage of high speed decision making signal allows high speed comparator, saving 60-80% of power in comparison with existing renowned conventional comparators. Adiabatic logic based circuit carry out less power consumption by constraining current flowing through devices with less voltage drop and by reusing the energy stored at output node instead of discharging it to ground. The design is simulated using Cadence Virtuoso Environment.

Keywords

Adiabatic Logic, ECRL, 2PASCL, 2N-2N2P, Comparator.
Subscription Login to verify subscription
User
Notifications
Font Size

  • M. Arsalan and M. Shams, “Charge-Recovery Power Clock Generators for Adiabatic Logic Circuits”, Proceedings of 18th International Conference on Very Large Scale Integration Design, pp. 171-174, 2005.

  • Byong-Deok Choi, Kyung Eun Kim, Ki-Seok Chung and Dong Kyue Kim “Symmetric Adiabatic Logic Circuits against Differential Power Analysis”, ETRI Journal, Vol. 32, No. 1, pp. 166-168, 2010.

  • Chandrahash Patel and C.S. Veena, “Study of Comparator and their Architecture”, International Journal of Multidisciplinary Consortium, Vol. 1, No. 1, pp. 1-12, 2014.

  • Anantha P. Chandrakasan, Samuel Sheng and Robert W. Brodersen, “Low Power CMOS Digital Design”, The Institute of Electronics, Information and Communication Engineers Transactions on Electronics, Vol. 75, No. 4, pp. 371-382, 1992.

  • T. Indermauer and M. Horowitz, “Evaluation of Charge Recovery Circuits and Adiabatic Switching for Low Power Design”, Proceedings of IEEE Symposium on Low Power Electronics, pp. 102-103, 2002.

  • Mukesh Tiwari, Jai karan Singh and Yashasvi Vaidhya, “Adiabatic Positive Feedback Charge Recovery Logic for Low Power CMOS Design”, International Journal of Computer Technology and Electronics Engineering, Vol. 2, No. 5, pp. 19-24, 2012.

  • D. Schinkel, E. Mensick, E. Kiumperink, E. Van Tuijl and B. Nauta, “A Double Tail Latched Type Voltage Sense Amplifier with 18ps Setup +Hold time”, Proceedings of IEEE Solid State Circuits Conference, pp. 314-315, 2007.

  • Samaneh Babayan-Mashhadi and Reza Lotfi, “Analysis and Design of a Low-Voltage Low-PowerDouble-Tail Comparator”, IEEE Transactions on Very Large Scale Integration Systems, Vol. 22, No. 2, pp. 314-316, 2014.

  • A.P. Chandrakasan, S. Sheng, and R. W.Brodersen, “Low Power CMOS Digital Design”, IEEE Journal of Solid-state Circuits, Vol. 27, No. 4, pp. 473-484, 1999.

  • H.J.M. Veendrick, “Short-circuit Dissipation of Static CMOS Circuitry and its Impact on the Design of Buffer Circuits”, IEEE Journal of Solid-State Circuits, Vol. 19, No. 4, pp. 468-473, 1984.

  • J.M. Rabaey and M. Pedram, “Low Power Design Methodologies”, Kluwer Academic Publishers, 2002.

  • M. Horowitz, T. Indennaur and R. Gonzalez, “Low Power Digital Design”, Proceedings of IEEE Symposium Low Power Electronics, pp. 8-11, 1994.

  • T. Sakurai and A.R. Newton, “Alpha-Power Law MOSET Model and its Applications to CMOS Inverter Delay and other Formulas”, IEEE Journal of Solid-State Circuits, Vol. 25, No. 2, pp. 584-594, 1990.

  • Anantha P. Chandrakasan and Robert W. Brodersen, “LowPower CMOS Digital Design”, IEEE Journal of Solid-State Circuits, Vol. 27, No. 4, pp. 473-483, 1992.

  • Sung-Mo Kang and Yusuf Leblebici, “CMOS Digital Integrated Circuits-Analysis and Design”, McGraw-Hill, 2003.

  • J.S. Denker, “A Review of Adiabatic Computing”, Proceedings of IEEE Symposium Low Power Electronics, pp. 94-97, 1994.

  • T. Gabara, “Pulsed Power Supply CMOS”, Proceedings of IEEE Symposium Low Power Electronics, pp. 98-99, 1994.

  • B. Voss and M. Glesner, “A Low Power Sinusoidal Clock”, Proceedings of International Symposium on Circuits and Systems, pp. 1-5, 2001.


Abstract Views: 236

PDF Views: 1




  • Design of Adiabatic Logic Based Comparator for Low Power and High Speed Applications

Abstract Views: 236  |  PDF Views: 1

Authors

T. S. Arun Samuel
Department of Electronics and Communication Engineering, National Engineering College, Kovilpatti, India
S. Darwin
Department of Electronics and Communication Engineering, Dr. Sivanthi Aditanar College of Engineering, India
N. Arumugam
Department of Electronics and Communication Engineering, National Engineering College, Kovilpatti, India

Abstract


This paper presents a novel modified comparator based on the combination of 2N-2N2P adiabatic logic and two phase adiabatic static clocked logic (2N-2N2P and 2PASCL), combination of efficient charge recovery adiabatic logic and two phase adiabatic static clocked logic (ECRL and 2PASCL). This new structure computes a decision making signal faster than the existing methods. The introduced logic based comparator demonstrates that the usage of high speed decision making signal allows high speed comparator, saving 60-80% of power in comparison with existing renowned conventional comparators. Adiabatic logic based circuit carry out less power consumption by constraining current flowing through devices with less voltage drop and by reusing the energy stored at output node instead of discharging it to ground. The design is simulated using Cadence Virtuoso Environment.

Keywords


Adiabatic Logic, ECRL, 2PASCL, 2N-2N2P, Comparator.

References